

UP → Mech. + Electrical + Electronic


↓
Vacuum tubes

↓
Transistor (1947)

William Shockley

John Bardeen

Walter Brattain



SSI - < 10 Components (small scale integration)

MSI - (10-100)


LSI - (100-1k) (large scale integration)

VLSI - > 1k (very large scale integration)

SLSI -

VLSI -


Computer →



Processor → It is a s/c component designed by using VLSI tech. & it includes ALU, CU, Register of a CPU in a single package.

Intel - DRAM

Busicom (Japan) - Calculator.



* Intel is a company which 1st designed processor.

* For a processor mem. is connected externally.

* Register is not a mem. because it contains temporary data in it.

1971 → Intel 4004 → 4 bit μ p

Bit → Binary digit (0/1)

Nibble → Group of 4 bit

Byte → 8 bits

Word length → Depends on type of μ p

1972 → Intel 8008 → 8 bit

1974 → Intel 8080 → 8 bit

1977 → Intel 8085 → 8 bit

1978 → Intel 8086 → 16 bit

Intel 8088, ..., 80286, 80386 (32 bit), ...,

Pentium, dual core, ..., i3, i5, i7 (64 bit)


* Word length → No. of bits a processor can process at a time.

Eg:- 8 bit μ p - 1B

16 bit - 2B

32 bit - 4B

64 bit - 8B



MicroController

- (1.) It contains ALU, CU, Res's
- (2.) Contains internal m/m.
- (3.) It has integrating ckt's, timer/counter.
- (4.) Used for specific purpose application
- (5.) Eg. → Intel 8051, 8031 (8 bit)
PIC-8 bit/16 bit, TMS 1000,
Intel 80196.


Microprocessor

- (1.) It contains ALU, CU & register
- (2.) No internal m/m.
- (3.) No interfacing ckt's, timer/counter.
- (4.) Used for general purpose appli.
- (5.) Eg. → Intel 8085, 8086, Z80, M6800
i5, i7.


⊛ Depending on how prog & data are stored in the mem, there are 2 types of architecture:-

(1.) Von-Neumann archi (Or) Princeton archi.


(2.) Harvard architecture.



Eg. → Intel 8085, 8086



Eg. → Intel 8051 (4C)



OpCodes (Operati
code

↑
Instruction

↑
Data & prog.

Basic Operation of μp:-

- (1.) Opcode fetch
- (2.) M/m Read
- (3.) m/m write
- (4.) I/O Read
- (5.) I/O Write

} m/c cycle

(1.) Opcode Fetch → Reading or excessing instruction i.e. opcode from the memory into processor.

(2.) Memory Read → Reading (or) excessing data from mem.

(3.) Memory write → Sending data or xfering data to mem.

(4.) I/O Read → Reading (or) excessing data from i/p port (or) device

(5.) I/O write → Transferring data to o/p port (or) device.

8085 syllabus (8bit)

(1.) System bus

(2.) Internal architecture

(3.) Pin layout / Description

(4.) Functional description

(5.) programming model

(6.) Instruction Format

(7.) Addressing mode

(8.) Instruction set classification

(9.) Simple programs

(10.) Interfacing

(1) Architecture - 1 to 4 (50% - 60%)

(2) programming - 5 to 9 } (40% - 50%)

(3) Interfacing - 10 }

* All the data is representated only in HEXA-DECIMAL.

Number system →

Defimal	Octal	Binary	Hexa-decimal
0	0	0	0
1	1	1	1
2	2	10	2
3	3	11	3
4	4	100	4
5	5	101	5
6	6	110	6
7	7	111	7
8	10	1000	8
9	11	1001	9
10	12	1010	A
11	13	1011	B
12	14	1100	C
13	15	1101	D
14	16	1110	E
15	17	1111	F
16	20	10000	10H
17	21	10001	11H
18	22	10010	12H
19	23	10011	13H
20	24	10100	14H

Addition →

Decimal

$$\begin{array}{r} 9 \\ + 7 \\ \hline 16 \end{array} \quad \begin{array}{r} 9 \\ + 5 \\ \hline 14 \end{array}$$

Hexa-decimal

$$\begin{array}{r} F \\ + 7 \\ \hline 16H \end{array} \quad \begin{array}{r} F \rightarrow (9) \\ + 5 \\ \hline 14H \end{array}$$

$$\begin{array}{r} FF \\ + 84 \\ \hline 183H \end{array}$$

$$\begin{array}{r} FFFF \\ + 9765 \\ \hline 19764H \end{array}$$

$$\begin{array}{r} DED E H \\ + 7359 H \\ \hline 15237 H \end{array}$$

Subtraction →

Manual Processor

$$A - B = A + (-B)$$

$$\begin{array}{r} 96H \\ - 35H \\ \hline 61H \end{array}$$

$$\begin{array}{r} 96H \\ + CBH \\ \hline 161H \\ (X) \end{array}$$

$$\begin{array}{r} 35H \\ 0011 \ 0101 \\ 1100 \ 1010 \rightarrow \text{1's comp.} \\ + \quad \quad 1 \\ \hline 1100 \ 1011 \rightarrow \text{2's comp.} \\ C \ B H \end{array}$$

$$\begin{array}{r} (15) \ (16) \\ F \ 10 \\ - 3 \ 5 \\ \hline C \ B \end{array}$$

(1)

$$\begin{array}{r} 86H \\ - 22H \\ \hline 64H \end{array}$$

$$\begin{array}{r} F \ 10H \\ - 2 \ 2 \\ \hline D \ EH \end{array}$$

$$\begin{array}{r} 86 \\ DE \\ \hline 164H \\ (X) \end{array}$$

(2)

$$\begin{array}{r} 73H \\ - 18H \\ \hline 5BH \end{array}$$


$$\begin{array}{r} 10H = 16 \\ C73H \\ - 18H \\ \hline 5BH \end{array}$$

(OR)

$$\begin{array}{r} F \ 10H \\ - 1 \ 8H \\ \hline E \ 8H \end{array}$$

$$\begin{array}{r} 78H \\ + E8H \\ \hline 5BH \end{array}$$

* System Bus →



* Group of cond^r (or) wires used for communication b/n processor, mem. & I/O devices.

* There are 3 types of bus:-

(i) Address Bus

(ii) Data bus

(iii) Control bus.

(i) Address bus → * It is used to xfer the address of either mem. or I/O device from the processor.

* It defines the max^m mem. that can be connected to a processor given by the relation $2^n = N$

where n = no. of add. lines

N = no. of add./mem. locⁿ.

* It is of 16 bits in length for 8085.

* Address bus is unidirectional.

Memory → * It is a collection of resistors.

* Resistor is a collection of F/F.s.

* A F/F is a mem cell which can store a bit i.e. 0 (or) 1.

* Most of the mem. are designed to store 8 bits per each mem. locⁿ.

Therefore mem. is given or represented in terms of byte.

Relation b/n add. line & mem. →

$$\begin{aligned} 2^{10} &\rightarrow 1 \text{ Kilo Byte} \rightarrow 1\text{KB} \\ 2^{20} &\rightarrow 1 \text{ Mega byte} \rightarrow 1\text{MB} \\ 2^{30} &\rightarrow 1 \text{ Giga byte} \rightarrow 1\text{GB} \\ 2^{40} &\rightarrow 1 \text{ Tera byte} \rightarrow 1\text{TB} \end{aligned}$$

Que → A processor has 24 add. lines. Calculate the max^m mem. that can be connected.

Solⁿ → $2^n = N$
 $2^{24} = 2^4 \times 2^{20}$
 $= 16(1\text{MB})$
 $= 16\text{MB}$

Que → A mem. of 512 TB can be connected to a processor. Find the add. lines required.


Solⁿ → $2^n = N$
 $= 512\text{TB}$
 $= 2^9(2^{40})$
 $2^n = 2^{49}$
 $n = 49$

Que → A mem. of 120 GB is to be connected to a processor. Find the min^m add. line req.

Solⁿ → $2^n = N$
 $= 120\text{GB}$
 $2^{36} = 64\text{GB}$
 $= 120\text{GB}$
 $\checkmark 2^{37} = 128\text{GB}$
 $n = 37$

Que → The max^m mem. that can be connected to 8085 is — ?

Ans → $2^n = N$
 $2^{16} = 64\text{KB}$
 $= 64 \times 1024\text{B}$
 $= 65,536\text{B}$



(2) Data bus → * It is 8 bit bus in length. For 8085.

- * It is used to Xfer data b/w processor, m/m & I/O device.
- * Data bus is bidirectional.
- * There is no separate data bus in 8085. The lower 8 add. line can be used either as add. or data bus. with the help of a control signal ALE (add. latch enable)

Add. latch enable - ALE

* 1; all 16 lines → add. bus

* 0; A₁₅-A₈ → add. bus

A₇-A₀ → data bus

A ₁₅ -A ₈	(A ₇ -A ₀)	→ multiplexed add/data bus
ALE = 1; Higher order add. bus	lower order add. bus	


(3) Control bus → * It is a group of diff. control signals req. for various operations of the processor.

* It is partially unidirectional & partially bidirectional.

Control bus is :-

(a) Uni-di (b) bidi (c) both (d) None

(b) Uni-di (b) bi-di (c) partially bi-di & uni-di (d) None.



* Internal archi. is divide into 5 functional unit :-

- (1) Register unit
- (2) ALU
- (3) Timing & control unit
- (4) Interrupt unit
- (5) Serial I/O control unit

(1) Register Unit → * There are 2 types of register:-

- (a) General purpose reg.
- (b) Special purpose reg.


(a) General purpose reg. → * There are 6, 8 bit general purpose reg. namely B, C, D, E, H, L.

* There are 3 reg pairs of 16 bits in length i.e. BC, DE & HL.

* Any of the reg. pairs can be used to point to the mem. but HL pair is known as default mem or data pointer.

Eg. → MOV B, M.


M indicates mem. content (or) mem. reg whose add. is present in HL pair only



Accumulator → * It is an 8bit multipurpose reg. by which almost all ALU operation are performed.


* One of the bytes must be present in acc.

* Result is stored in accumulator.



(b) special purpose reg. →

(i) Program Counter → * It is a 16 bit reg which contains add. of next ins. to be executed. (or) it takes care of prog. Flow (or) control.




(ii) Instruction reg. → * It is an 8 bit reg. which contains opcode of present instruction.

(iii) Instruction decoder & m/c cycle encoder → After the opcode is fetched into ins. reg. it is decoded in this block with the help of µprog.

* A no. of m/c cycles (or) operations are assigned acc. to type of ins.

µprog. → It is a prog written by ^{cheap} ~~slip~~ design to make the processor understand what an ins. is (or) it indicates the type of Operⁿ to be performed for an ins.

(iv) Stack pointer → * It is a 16 bit reg. which contains add. of the data present at top of the stack. (or) it points to top of the stack mem.



Stack

(a) LIFO (b) FLLO (c) FIFO (d) None

Que. → What is meant by stack?

Ans. → * It is a part of read write mem. which is used to store temp.

data & also the content of PC when ~~some~~ subroutines are in used.

* A technique involved in stack is Last in 1st Out.

Note: * When data is stored in stack mem. stack pointer is decremented
Similarly when data is accessed from stack mem. stack pointer is incremented.

* There is no provision to store a single reg. content in the stack mem. A reg. pair is possible in 8085.

(vi) Temporary reg. → * W, Z are the 2, 8 bit temp. reg. which are not accessible by the user (or) programmer.

* They are used by the processor in some ins.

(vii) Flag reg. →

D7	D6	D5	D4	D3	D2	D1	D0
S	Z	(X)	AC	(X)	P	(X)	CY

S - Sign AC - Auxiliary Carry CY - Carry
Z - Zero P - Parity

* There are 5 flags in 8085 which give the status after an ALU operations.

As the result for most of the ALU operation is present in accu. flags are affected or modified by the content of accu. except for few ins.

$\underline{S} \rightarrow \begin{matrix} 0 \\ 1 \end{matrix} \}$ According to D7 bit of accu.

In signed operations $\rightarrow 0 \rightarrow$ +ve Result
 $\quad \quad \quad \quad \quad \quad \quad 1 \rightarrow$ -ve Result

$\underline{Z} \rightarrow 1$, if result in A $\rightarrow 00H$

0; otherwise.

* zero flag is also affected for GPR in some ins.

Eg:- Increment & decrement. [INR & DCR]

* AC $\rightarrow$ 1; If there is a carry from D₄ bit $\leftarrow$ D₃ bit
(0's)

Higher nibble $\leftarrow$ lower nibble

0; otherwise.

* P $\rightarrow$ 1, if no of ^{1's} in accu. $\rightarrow$ even

0; if no of ^{1's} in accu. $\rightarrow$ odd

* CY $\rightarrow$ 1; if there is a carry i.e. out of D₇ bit

0; otherwise.

Eg:-

	1 $\rightarrow$ AC	
A $\rightarrow$ 98H	$\rightarrow$	1001 1000
B $\rightarrow$ 6FH	$\rightarrow$	0110 1111
CY		0000 0111
<u>1</u>		$\downarrow$
07H		SZ X AC X P X CY
$\downarrow$		0001 0001
Accu.		1 1 H

Eg. $\rightarrow$

A $\rightarrow$ 7BH
+ C $\rightarrow$ 84H
<u>FBH</u>
1111 1111
SZ X AC X P X CY
$\downarrow$
1000 0100
8 4 H

~~0111 1111~~ If the result in 'A' is

00H	}	P=1
11H		
22H		
FFH		

Eg:-

A $\rightarrow$ 3E	SZ X AC X P X CY
D $\rightarrow$ C2	0101 0101
CY	5 5 H
<u>00</u>	
①	

(2) ALU (Arithmetic & Logic Unit) → * It is a combination of accum, temp. reg., flag. reg. & arithmetic & logic circuits

* The various arithmetic operation are addⁿ, subⁿ, increment & decrement.

* The logical operation are AND, OR, X-OR, compare, complement, Rotate.

Note:- * There are no separate ins for multiplication & division in 8085.

* Flags are affected (or) modified only for arithmetic & logic operation.

(3) Timing & Control unit → * It is responsible for generating various control, timing & status signal req. for operations of the processor.

X₁X₂ → * A crystal oscillator is connected b/n X₁ & X₂ to provide ref. clock Freq.

* A crystal is used as it provides more stable oscillations compare to RC & LC oscillator which are temp. dependants.

* An internal clock gen^r takes the ref. clock & produces operating freq. which is half of crystal freq.

* It also provides other freq. required for internal operations of the processor.

******* The operating freq. of 8085 is 3MHz.

* It can range b/n 3MHz - 6MHz

$$F_{clk} = \frac{F_{crystal}}{2}$$

ALE → * It is used to make AD₀-AD₇ either as add. (or) data bus.

1; → All 16 lines → Add. bus

0; → A₁₅-A₈ → Add. bus

A₇-A₀ → data bus

$\overline{RD}$ → Read control signal

0; Active

$\overline{WR} \rightarrow$ Write control signal


0, Active

$IO/\overline{M} \rightarrow$ Status signal

0, m/m operation

1, I/O operation

$IO/\overline{M}$	$\overline{RD}$	$\overline{WR}$	Operation	Control signal
0	0	1	Fetch	$\overline{MEMR}$
0	1	0	m/m write	$\overline{MEMW}$
1	0	1	I/O Read	$\overline{IOR}$
1	1	0	I/O write	$\overline{IOW}$



Status lines (S_1, S_0) $\rightarrow$ * These are status lines which give the status of bus cycle for an operation.


High impedance
(or)
Tristate
(or)
Floating

$IO/\overline{M}$	S_1	S_0	Status
Z	0	0	Half
0	0	1	m/m write
0	1	0	m/m Read
0	1	1	Fetch

1	0	1	I/O w
1	1	0	I/O Re
1	1	1	$\overline{INTA}$

Interrupt
Acknot


Z	X	X	HOLD
Z	X	X	Reset



These must be avoided
↓
Buffer


Z → High impedance state → line doesn't draw any current.

HOLD & HLDA →



1B → 2 insts
1KB → 1024 × 2
2048 B

DMA → Direct mem. Access



* when more data is to be Xfered b/n mem. & I/O at a faster rate
DMA operation is used with the help of DMA controller

HOLD → * High active I/p signal to the processor from DMA controller
- requesting the buses for DMA operation.

* The processor completes current operation (or) m/c cycle after receiving HOLD req. & responds with HLDA (Hold ack).

* After this state the control of buses is granted to DMA controller.

* After a completion of data Xfer b/n mem & I/O the HOLD signal is pulled down by DMA controller.

Therefore control of buses is accessed by processor.

* This process is known as DMA.

HLDA → * o/p signal in response to HOLD req.

Que. → DMA is performed b/n ?

(a) m/m & i/p. (b) m/p & I/O (c) m/m & I/O (d) None

Ans → m/m & I/O.

Note: * Without using DMA 2 ins. are required to Xfer 1 byte.

* When DMA is performed processor would be in wait / idle state.

* Modes of DMA operation →

(1) Burst mode

(2) Cycle stealing tech. (or) short burst mode.

(1) Burst mode → * A HOLD signal remains high unless until the data is completely Xfered b/n m/m & I/O.

* The processor is present in wait state for more time.

Therefore more interference.

Eg:- Xfering data from hard disk.

(2) Cycle stealing tech. → The total data to be Xfered b/n m/m & I/O is divided into blocks.

* Blocks are Xfered in a seq. of interval of time.

* The time of processor is efficiently used as it is interrupted only when there is a data Xfer.

Therefore less interference.

eg:- Audio fn & File Xfer appⁿ at a time.

Interleaved DMA → * The buses of the processor are used when opcode fetch is being done i.e. decoding operation.

* The DMA controller uses the buses to Xfer one byte for each opcode.

Reset-in → * Low active i/p signal to reset the processor.

* Program counter is initialised to 0000H

Reset-out → * It indicates that processor is reset.

* It can be connected to I/O device to reset it.

* It is an o/p signal.


Clock-out → * O/p pin on which the same operating freq. of the processor is available.

* It can be used to connect to the clock i/p of I/O for synchronous operation.

Ready → * I/p signal to the processor for a from a slow speed I/O.

* If ready is high then only processor will either transmit data to (or) receive data from I/O device.

(4) Interrupt Control unit →



* Interrupt is a method by which an I/O device informs the processor that it requires the service of processor.

* There are 5 hardware interrupts in 8085 acc to priority.

(1) TRAP / NMI / RST4.5

(2) RST 7.5

(3) RST 6.5


(4) RST 5.5

} Restart

(NMI → Non-maskable interrupt)

(5) INTR → Interrupt request.

Serial I/O Control Unit →



* It is used for serial comm. b/n processor & I/O devices.

SID → Serial i/p data pin. (Used to received serial data)

SOD → Serial o/p data pin. (To Xmitt serial data)


* Both SID & SOD are internally connected to D₇ bit of accu.

* MAR (mem. add. reg.) → * It is used to hold the add. before it is placed on add. bus.

* MBR/MDR (mem. buffer/ data reg.) → * It is used to hold the data before it is xferred to m/m (or) when the data is accessed from m/m.

*

* MAR & MDR are internal reg. which are not accessible by the user.



pin discription → * 8085 is an 8bit processor having 16 add. lines.

* It can addressed a m/m of 64KB.

* It require +5V DC supply.

* Operates with 3MHz.

* It is a pin of 40 pin IC, present in DIP (dual inline package).

8080

f = 2MHz

φ₁, φ₂

Slow in operation

±5V, +12V


8085

f = 3MHz

φ

Faster than

+5V



★ Functional description →

(1.) Classification of Signals

(2.) Interrupts.

(1.) Classification of signals → ★ Signals in 8085 are grouped into 6 types

(1.) Address bus

(2.) Data bus

(3.) Control & Status signals

(4.) Interrupt & externally initiated signals.

(5.) I/O serial ports

(6.) Power supply & freq. signal.

(2) Maskable interrupt → Interrupts which can be ignored (or) avoided when they are triggered (or) maskable


Non maskable → Interrupts which can't be ignored (or) avoided, are non-maskable.



*** Eg. → TRAP is the only NMI in 8085. It must be connected to highly prioritised event in practical applications.

(3) Vectored interrupt → Interrupts which have specific add. locn in the m/m.



Non-vectored → Interrupts which do not have specific add. locn in the m/m.

*** Eg. → INTR is the only non-vectored interrupt in 8085.




Priority	Interrupt	Type of triggering	Vector add.
1.	TRAP		0024H
2.	RST 7.5		003CH
3.	RST 6.5		0034H
4.	RST 5.5		002CH
5.	INTR		-

* Types of triggering →



* Interrupt Service Routine




* An I/O device which is connected to interrupt pin has some appl'n prog. to be executed known as interrupt service routine (ISR)

(OR)

A prog. that must be executed in response to an interrupt is known as ISR.

Application →



* In the above eg a siren must be blown when smoke (or) fire is detected by the sensor.

* TRAP is both edge & level triggered.

* It is edge triggered so that it may be responded quickly.


* It is level triggered in order to differentiate b/w original signal from practical appln & error signal due to noise.

* The signal on TRAP pin must be 'high' for atleast 3 clock periods in order to avoid error signal due to noise.

$$F = 3\text{MHz}, T = \frac{1}{F_{\text{CLK}}} = \frac{1}{3 \times 10^6}$$

$$T = 0.33\mu\text{s}$$

* If the length of ISR is more than 8 bytes (or) when hardware & software interrupts are to be used an unconditional jump ins can be included such that the prog. can be continued further.



Assumption

RST0 → 0000H - 0007H
 → RST0.5 → 0004H
 RST1 → 0008H - 000FH
 → RST1.5 → 000CH
 RST2 → 0010H - 0017H
 → RST2.5 → 0014H
 RST3 → 0018H - 001FH
 → RST3.5 → 001CH

RST4 → 0020H - 0027H


→ RST4.5 0024H (TRAP)

RST5 → 0028H - 002FH

→ RST5.5 002CH

Hardware
Interrupt

$RST6 \rightarrow 0030H - 0037H$
 $RST6.5 \rightarrow 0034H$
 $RST7 \rightarrow 0038H - 003FH$
 $RST7.5 \rightarrow 003CH$



* Vector Adds callⁿ for interrupts →

$$\eta x_8 = (x)_{16} = (4)_{16} \quad \eta = 0 \dots 7$$

Eq:- (1.) RST 6

$$6 \times 8 = (48)_{10} = 0030H$$


$$\begin{array}{r} 16 \overline{) 48} \\ \underline{30} \\ 30 \end{array} \quad \begin{array}{l} (304) \\ 16 \end{array}$$

(2.) RST 7.5

$$7.5 \times 8 = (60)_{10} = 003CH$$

$$\begin{array}{r} 16 \overline{) 60} \\ \underline{48} \\ 12 \end{array} \rightarrow (3C)_{16}$$

INTR $\rightarrow$



* In order to use INTR a programmer must select one of the software interrupts vector addresses to store the corresponding ISR of I/O.

* An external hardware logic ckt can be designed to produce (or) generate the opcode of selected RSTN.

* The INTR pin is verified by the processor in the last clock period of an ins cycle.

* If it is present the processor responds with $\overline{INTA}$ & waits for the response from I/O.

* The external hardware logic provides the opcode which is accessed into ins. reg., decoded & the control of prog. is transferred to vector add. of RSTN. & execution continues.

* As there is no specific add. locn for INTR it is known as non-vectorized interrupt.

Note:- * $\overline{INTA}$ is req. only for INTR not for vectorized interrupt.

* Instruction Related to interrupts →

- EI = Enable interrupt

DI = Disable interrupt

SIM = Set inte. mask

SIM → * Use to mask the interrupt (or) make them available

RIM = Read interrupt mask

RIM → * Use is to know the status of pending interrupts

* The above ins. are mention for maskable interrupts only.

Que → Explain the interrupts in 8085.

Programming model →

Program → Set of instructions

Instruction → It is a command given to a computer to perform specific task.

m/c level language (it is a binary representation of ins specific to a sys.)

Assembly level language → Ins are written in separate words mnemonics which are partially understood by the prog.

*** Both assembly & m/c level languages are together known as low level languages.

MOV A, B → 78H

ADD C

01111000

↑
Assembly

↑
m/c code

High level language → They are m/c independent

Eg. → C, C++, JAVA

Softwares → Compiler → It converts high level language to m/c level language where the entire prog. is converted at a time.

Eg.:- Turbo C, XLC, Javac

Interpreter → It converts H.L.L. to m.L.L. line by line.

Eg.:- M-basic

Assembler → It converts assembly prog. to m/c code.

Eg.:- MASM - Microsoft macro assembler

Loader :- Hex file → Binary (object file/Compile)

↓
Executable code

Assembly program

↓
Assembler

↓
m/c code

↓
memory

Execute

↑
Decode (4 prog.)

↑
Opcode Fetch

* Basic steps of execution of an ins. →

(1.) Fetch (2.) Decode (3.) Execute.

Que. → Describe the programming model in 8085?

* Instruction Format →

Opcode	Operands
--------	----------

Opcode → Operation code

* It indicates the type of operation to be performed for an ins.

Operands → Data

* It is the data on which operation is to be performed.

* Some ins. may have opcode & operand together as a single byte others may have one byte of opcode & one byte of operand (or) 2 byte of operands.


Length of ins. → * No. of byte an ins. occupies in the mem.

* There are 3 types of ins. classified acc. to length.

1. 1 Byte / 1 word ins.


2. 2 Byte / 2 word ins.

3. 3 Byte / 3 word ins.



m/m	
4001H	XX
4002H	YY
4003H	99
4004H	ZZ
4005H	21
4006H	43

1B
2B
3B



m/m representation of a prog.

IP	4000H	XX	→ F
	4001H	YY	→ F
	4002H	99	→ R
	4003H	ZZ	→ F
	4004H	21	→ R
	4005H	43	→ R

Memory Rule → * In all m/m related operations the lower byte of data or lower reg. content is transfer to lower add. locn.

* Similarly higher byte (or) higher reg. content is TF to higher add. locn. (Vice-versa).

* Every reg. in the processor is given unique code.

* There are 74 diff. opcode in 8085 which result in 246 ins.

74 opcodes. — 246 ins.

①. MOV R_D, R_S ②. MOV A, A - XX

01 D D D S S S

A, B - YY

MOV A, B

↓
Assembler
↓

0111000
7 8 H

MOV B, A
B, B

MOV M, M X (not possible)
(63 ins)

B - 000

BC - 00

C - 001

DE - 01

D - 010

HL - 10

E - 011

SP - 11

H - 100

L - 101

A - 111

M - 110 (m/m related)

* Identifying length of ins. →

2 Byte ins. → If an insⁿ contains one byte of operand (Add or data) i.e. of 2 byte.

3 Byte ins. → If an insⁿ has 16 bit value i.e. add or data length is of 3 bytes.

Remaining all insⁿ are one byte in length.

* Addressing Mode → * These are various formats specifying the operands (or) they indicate how data is accessed for an insⁿ.

* There are 5 addressing mode in 8085:-

(1) Immediate AM.

(2) Direct AM.

(3) Indirect AM.

(4) Register AM.

(5) Implicit/Implied AM.

(1) Immediate AM → Data is present in the ins. itself.


Eg. → `MVI B, 77H`

↓
data

(mov immediate)


(2) Direct AM → Add. of the data is present in the insⁿ.

Eg. → `LDA 6000H`



(3) Indirect AM → Add. of the data is present as content of another reg. pair.

Eg. → `LDA X/D` [load accu. with data present in D]



Note:- X in an insⁿ indicates that operation is performed on a reg. pair.

(4.) Register $\bar{A}M \rightarrow$ Data is transferred b/n reg.

Eg. $\rightarrow$ MOV C, D.

(5.) Implicit $\bar{A}M \rightarrow$ No operands (or) data is present in the insⁿ but some of operⁿ is performed by the insⁿ.

* The operation may be performed in a single reg.

Eg. $\rightarrow$ CMA (Comp. accu)

A

FF	00
----	----

* Timing diagram $\rightarrow$ * It is a pictorial representation of execution of an insⁿ with the help of various control, timing

& status signals.

T-states $\rightarrow$ * It is one subdivision of an operation performed in one clock period.

* Subdivision are internal states synchronised with sys. clock.

$$F_{clk} = 3\text{MHz}; T = \frac{1}{F_{clk}} = \frac{1}{3 \times 10^6} = 0.33\mu\text{s}$$

$$T = 0.33\mu\text{s}$$

m/c cycles $\rightarrow$ * It is a time req. to access either m/m (or) I/O device.

* It is also equivalent to the time req. to TF a data byte to m/m. (or) I/O.

$$1 \text{ m/c} \rightarrow 3-6 \text{ T states}$$

Insⁿ cycle $\rightarrow$ * The time req. to complete the execution of an insⁿ.

- * One insⁿ cycle may have 1-5 m/c cycle


$$1 \text{ Insⁿ cycle} = 1-5 \text{ m/c cycle.}$$

Note $\rightarrow$ The max^m no. of T-state possible for execution of an insⁿ in 8085 is 18.

eg:- CALL 16 bit add. $\rightarrow$ 3Byte, 5 m/c cycle's, 18 T-state

It is the only insⁿ have long time.

Eg:- 5060H: MVI C, 66H



Basic steps → (1) Fetch (2) decode (3) execute

ALE → 1; A15-18 lines → Add. bus


0; A15-18 → Add. bus

AD7-AD0 → data bus

S ₁	S ₀	State
0	0	Halt
0	1	Write
1	0	Read
1	1	Fetch

Reason for Unknown

5060H
FF00
01010000H
11111111H



* Opcode fetch is the 1st m/c cycle for execution of any insⁿ which may be

2. 4 (or) 6-T states.

Opcode fetch →

T₁ → * ALE is high indicating all lines act as add.

* A₈-A₁₅ has higher byte of PC.

* A₀-A₇ has lower byte of PC.

* I/O/M = 0, indicating mem. operation.

* S₁ = S₀ = 1 For fetch.

* $\overline{RD} = 1$ (inactive) as there is no data bus available.

T₂ → * As ALE becomes low A₀-A₇ act as data bus.

* When $\overline{RD}$ is activated opcode from m/m locⁿ is accessed on to data bus.

T₃ → * Opcode from the data bus is accessed into IR.

Note → It requires 2 T-states to access either an opcode or a data byte from m/m locⁿ into the processor after the add. is latched.

T₄ → * Opcode is decoded & execution may also be completed for some insⁿ like mov A, C, but for the insⁿ considered a m/m Read operation is required.

Memory Read →

T₅ → * ALE is high to point next add.

T₆ & T₇ are similar to T₂ & T₃ except that S₁ = 1, & S₀ = 0 for RD.

In this insⁿ 66H is accessed into reg. C in T₆ & T₇.

Note:- * ALE is high in the 1st T-state of a m/c cycle.

* Status of higher byte of add. bus in 4th T-state is unknown as the processor may point to the new add. in a very next T-state in some insⁿ after decoding.

* The value of PC is changed from 5060H to 5061H in the 1st T-state after the add. is latched.

Conclusion →

(1) length of insⁿ - 2 byte

(2) No. of m/c's - 2 (F: R)

(3) Total T-states = 4 + 3

(5) No. of insⁿ cycle = 1

(4) Total execution time

= clock period × No. of T-state × count value

= $\frac{1}{f_{clk}}$ × T state × CV

= $\frac{1}{3 \times 10^6} \times 7 \times 1 = 2.33 \mu s$

Count Value $\rightarrow$ No. of times an insⁿ (or) set of insⁿ executed.

T-states

	min	max
Fetch	4	6
m/c cycle	3	6
instruction	4	18

MVIC, 66H $\rightarrow$ 2B, 2mc/c, 7 T-states

Note:- * The no. of m/c cycles req. for execution of insⁿ may (or) may not be equal to length of insⁿ.

* For the above eg. ~~AB~~ no. of time $\overline{RD}$, $\overline{WR}$ & ALE control signals activated are 2, 0 & 2 respectively.

Instruction set Classification

Instruction

Type of operation

- (1) Data Xfer/copy inst.
- (2) Arithmetic inst.
- (3) Logical inst.
- (4) Branching inst.
- (5) M/c Control inst.

Length of inst.

- (1) 1 Byte/word inst.
- (2) 2 Byte/word inst.
- (3) 3 Byte/word inst.

(1) Data Xfer/copy inst. → * In this group the data is Xfered from source to destination. -

* It may be in between :- R₁

(i) Reg-Reg (ii) Reg ← m/m (3) Reg ↔ I/O (4) Reg ↔ data.

* Terminology used is data Xfer operation →

M - move

L - Load - Access from m/m

S - (store) - Send to m/m

PUSH R_p-R_p → stack m/m

POP R_p-R_p ← stack m/m

IN - Accumulator ← data from i/p port/devices.


OUT - Accumulator → send to o/p port/devices.

Note → In almost all data Xfer operations the content of source is unchanged after the operations.

	length of inst.	No. of m/c	T-states
MVI R, 8 bit data -	2B	2	7 (4+3) F R

↓
move immediate 8 bit data to reg.

Ex:- 3000H: MVI B, 77H




RD	WR	ALE
2	0	2

Immediate addressing mode.

* MOV R_d, R_s → 1B, 1m/cycle, 4T

mov/copy/xfer the content of source reg. to destination reg.

eg:- 3400H: MOV C, D



* LXI R_p, 16 bit value - 3B, 3m/c cycle, 10T

Load immediate 16 bit value into reg. pair.


X → pair; LXI B, _____

LXI D, _____

LXI H, _____

LXI SP, _____

eg:- 3600H; LXI H, 3600H




Immediate AM

RD | WR | ALE → (F+R+R)
3 0 3
F R R
4 3 3 = 10T

* MOV R, M - 1B, 2, 7

mov the content of m/m to reg. (Ref of m/m H, L)

eg:- 4100H: MOV D, M



Indirect AM
F+R = 7

LXI H, 4400



MOV D, M - add. (HL)

MOV L, H - data

* MOV M, R → 1B, 2, 7

mov the content of reg. to m/m,


eg:- 4500H: MOV M, L; MOV M, L



* MVI M, 8 bit data - 2B, 3 m/c, 10T

mov immediate 8 bit data to m/m


eg:- 5000H, MVI M, 88H



* LDA 16 bit add. - 3B, 4 m/c, 13T

Load accumulator with data present at 16 bit add.


Eg:- 5500H: LDA 5800H



* STA 16 bit add. - 3B, 4 m/c, 13T

Store the content of accumulator at 16 bit add.


Eg:- 6000H: STA 6300H; if [A] → FFH



* LDAX Rp - 1B, 2 m/c, 7T

Load accumulator with data present at add. of reg. pair.

Eg:- 6400H: LDAX D




* STA X Rp - 1B, 2 m/c, 7T

Store the content of accumulator at the add. present in reg. pair.

✓ STA X B
✓ STA X D
✓ STA X H = MOV H A

eg:- 6900H: STAX B

39



So HL is known as default reg.

* PUSH Rp - 1B, 3m/c 12T

Store/push the content of reg. pair into stack m/m.

SP = SP - 2 stack grows down

PUSH B


PUSH D

PUSH H

PUSH PSW -> To access flags

F+W+W
6+3+3=12T

eg:- 7000H: PUSH B




Que -> LXI SP, D409H

[H] -> 1234H

After PUSH H -> SP?

Top of stack ->?



* POP R_p - 1B, 8m/c, 10

Read (or) access data present at top of stack (2 bit) pointed by SP into reg. pair.


POP B

POP D

POP H

POP PSW → flags are modified.

Eg:- 7500H; POP H



* IN 8bit port add. → 2B, 3, 10

Read (or) access data from 8bit port address into accumulator.

Port indicates connection of an I/O device.

$2^8 \rightarrow 256$

0000 0000



0 0H

FFH


* As I/O is given 8bit port add. (256 i/p devices & 256 o/p devices are possible)

* This method of identifying an I/O device with 8 bit port add. is known as I/O mapped I/O.

* If an I/O has 16 bit add. it is known as m/m mapped I/O.




Eg. → 8000H: IN 90H



F R IOR
4 3 3 → 10
(OR)


F R I
4 3 3 → 10



* OUT 8bit port add. - 2B, 3, 10

Transfer the content of accu. to 8bit port add.

Eg:- 8400H: OUT 60H; if [A] → 22H



F R IOW
4 3 3 → 10
(OR)

F R O
4 3 3 → 10

Que → Write the diff. between I/O mapped I/O & m/m mapped I/O?

Ans →

I/O mapped I/O

- (1) I/O has 8 bit port add.
- (2) $2^8 \rightarrow 256$ I/P & 256 O/P devices are possible.
- (3) Inst used →
IN 8 bit port add.
- (4) Control signal →
 $\overline{MEMR}, \overline{IOR}, \overline{IOW}$
- (5) Less hardware Required.

m/m mapped I/O

- (1) I/O has 16 bit add.
- (2) $2^{16} \rightarrow 65,536$ add. addresses are shared b/n m/m's
- (3) Inst'n used :-
LDA 16 bit add. | All ALU oper'n related to m/m
Ex: - ADDm, SUBm.
- (4) Control signal →
 $\overline{MEMR}, \overline{MEMW}$
- (5) More hardware ckt is req.

(2) Arithmetic Operations →

(1) Addition → * It is possible with & w/o carry.

* One byte is present in accu. & result is stored in accu.

* All flags are affected.

Eg - $\text{ADD B} \rightarrow \text{ADD B (1B, 1, 4T)}$

A	B		0110 0110
F9	6D		SZ XACXPCXY
A	F9		0001 0101
+ B	cy 6D		1 5H
	(1) 66		

1	AA
cy 55	
(1) 65	

7E
3B
B9

0110 0101
SZ XACXPCXY
0001 0101
1 6H

1010

$\text{ADDm} \rightarrow 1B, 2, 7$

Eg - $9000H : \text{ADDm}$

9000H	XX
9300H	5C

AA	1111 1111
55	1000 0100
FF	8 4H

PSW = FF84H

ADI 8bit data - 2B, 2, 7

Eg - ADI 7EH

A	3B
(2B)	7E
	B9

ADCR-1B,1,4

eg:- ADC C

IA C CY
(9F) (23) (1)

9F
23
1
—
C3

1100 0011

SZ XAC X P X CY

1001 0100
9 4H

ADC M-1B,2,7T

eg:- 9300H: ADDM

9300H:

xx
...
D8

HL A CY
9500 2B 0

D8
2B
0

(166)

0110 0110

SZ XAC X P X CY

0101 0101

5 5H

ACI 8-bit data-2B,2,7

eg:- ACI 03H

A CY
B0 1

B0

03

1

—
B4

1011 0100

SZ XAC X P X CY

1000 0100
8 4H

(2) Subtraction → * It is possible with & without borrow.

* cy is treated as borrow.

* Internally 2's comp. method is used for subtraction.

* Carry is complimented after the operation. (only 1's method)

* In unsigned operation consider cy → 0 → +ve result
(S-ignore) 1 → -ve result

* Signed operation → S → 0 → +ve result
(Cy ignore) 1 → -ve result

SUB R-1B,1,4T

eg:- SUB D

A D
(98) (47)

Manual

A-D

98

47

—
51

SZ XAC X P X CY

0001 0000

processed

98 4

cy 89 (-0)

↓
0

F 104

-4 7

—
8 9

-47 H → B9H


If lower nibble of result < lower nibble of 'A'

AC=1

else=0

SUB m - 1B, 2, 7

eg:- 9500H SUBM




$$\begin{array}{r} DD \\ - DD \\ \hline 00 \end{array} \quad \text{CY} = 1$$

$$\begin{array}{r} SZXACXPXCy \\ 01000100 \\ \hline 5 \quad 9H \end{array}$$

SUI 8bits-data - 2B, 2, 7

eg:- SUI CEH



$$\begin{array}{r} 01110011 \\ SZXACXPXCy \\ 00000001 \\ \hline 0 \quad 1H \end{array}$$


Subtraction with borrow ->

SBB R -> 1B, 1, 47

$$A + R + Cy$$

$$A - (R + Cy)$$

eg:- SBBH




$$B1 \rightarrow A$$

$$AC \rightarrow 1st$$

$$\begin{array}{r} D5 \\ 10000001 \\ \hline 8 \quad 1H \end{array}$$

SBBM - 1B, 2, 77

eg:- A000H SBBM



$$\begin{array}{r} FF \\ + 1 \\ \hline 000 \end{array}$$


leave it 94

$$\begin{array}{r} 94 \\ - 00 \\ \hline 94 \end{array}$$

$$\begin{array}{r} SZXACXPXCy \\ 10000000 \\ \hline 8 \quad 0H \end{array}$$

SUI 8bit-data - 2B, 2, 77

eg:- SBI 24H



$$\begin{array}{r} SZXACXPXCy \\ 00000100 \\ \hline 0 \quad 4H \end{array}$$

* Increment → * Increment reg.

R/m | R_p+1. cy is not affected.

* Remaining flags (S, Z, AC, P → GRR'S)

* Result → Operand used.

* Internally addition is performed.

INR R - 1B, 1, 4T

Eg:- INR C

$$\begin{array}{r} \text{cy} \quad \text{FF} \\ \text{X} \quad + 1 \\ \hline \quad \quad 00 \end{array}$$


SZ X AC X P X CY

0 1 0 1 0 1 0 X

previous
Status

INR M - 1B, 3, 10T


Eg:- A000H: INR M



INX R_p - 1B, 1, 6T

Eg:- * No flags are affected

INX B



* Decrement →

R/m | R_p-1

* CY → not affected.

* S, Z, AC, P → GRR'S

* Result → Operand used.

* Internal subtraction.

DCR R - 1B, 1, 4T

Eg:- DCR D

$$\begin{array}{r} \text{D} \quad \text{D} \\ \text{00} \quad \text{00} \\ \quad - 1 \\ \hline \quad \quad \text{FF} \end{array}$$


SZ X AC X P X CY

1 0 0 0 0 1 0 X

Previous
state

DCR M - 1B, 3, 10T

Eg:- A800: DCR M



SX SZ X AC X P X CY
0 0 0 1 0 1 0 X

DCR R_p - 1B, 1, 6T

Eg:- No. flags are affected

$$\begin{array}{r} \text{DCR. H} \\ \text{H} \quad \text{L} \\ \text{40} \quad \text{00} \\ \quad - 1 \\ \hline \text{3FFF} \end{array}$$

(3) Logical Instructions →


(1) AND →

* Used to mask the bit.


* AC=1, CY=0

AND Gate


A	B	O/P
0	0	0
0	1	0
1	0	0
1	1	1



Higher Nibble is masked



Lower Nibble is masked



ANA R-1B, 1, 4T

Eg:- B000H: ANA m

B000H	xx
B300H	7E

H	L	A
B3	00	9A

9A
A 7E

1001	1010
0111	1110
0001	1010

1 AH

SZ XACX PXC Y
0000 0000
1 04

ANA R-1B, 2, 7T

ANA D

A	D
66	99

A	D	66	0110
A D	99	A 1001	
	00	0000	

SZ XACX PXC Y
0101 0100
5 44

ANI-8bit data 2B, 2, 7

Eg:- ANI BDH

B
48

48
A BP

0100	1000
1011	1101
0000	1000
0	8

SZ XACX PXC Y
0001 0000
10H

(2) OR →

* Used to set the bits

* AC=CY=0

OR Gate

A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	1

ORA R-1B, 1, 4T

Eg:- ORAL

A L
(33) (CC)

A 33
0L 0CC

0011 0011
1100 1100

1111 1111

F F

SZ XACXPCY

0000 0100

8 4H

ORAM-1B, 2, 7T

Eg:- B500H: ORAM

B500H
B600H 4B

H L
B8 0D

A
13
4B

0001 0011

0100 0011

0101 1011

5 BH

SZ XACXPCY

0000 0000

0 0H

ORI 8 bits data-2B, 2,

Eg:- ORI FFH

86

FF

FF

SZ XACXPCY

1000 0100

8 4H

(3.) EX-OR →

* Used to set/reset the bits

* AC = CY = 0 -

EX-OR Gate

A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	0

XRA R-1B, 1, 4T

Eg:- XRA A

A 00H
xx
xx
00 FFH

SZ XACXPCY

0100 0100

30
-30 AC=0
00

55
55 AC=1
00

XRAM-1B, 2, 7T

Eg:- C000H: XRAM

C000H
C400H E7

H L
E9 00

A
88

88 1000 1000
⊕ E7 1110 0111
0110 1111

6FH

SZ XACXPCY

0000 0100

04H

XRI 8 bit data-2B, 2,

Eg:- XRI F0H

A
(32)

F0
⊕ 32

1111 0000

0011 0010

1100

1100 0010

C 2H

SZ XACXPCY

1000 0000

8 0H

	F	Result
AND	0	0
	x	x
OR	0	F
	x	F
EX-OR	x	1's comp. of 'x'

Que. → XRI of H

- (a) Reset's lower Nibble
- (b) Reset's highest Nibble
- (c) Compliments higher nibble
- (d) Compliments lower nibble

Soln →

$$\begin{array}{r} 28 \quad 1000 \\ \oplus 0F \quad \oplus 1111 \\ \hline 27 \quad 0111 \end{array}$$

(4) Compare →

Compare the content of

A compare } R
 } m
 } 8 bit data

- * Accumulator → unchanged.
- * Internally instruction.
- * Result → status of cy & z
- * S, AC, P → Result of subtraction.

If $A < R/m/8\text{bit data}$ then $cy=1; z=0$

$A = \text{---}11\text{---}$: $z=1, cy=0$

$A > \text{---}11\text{---}$: $cy=z=0$

cmp R-1B, 1, 4T

Ex:- cmp B

A B
96 87

$A < B; cy=1; z=0$

36H
- 87H
cy 1
AF

Because borrow

cmp m-1, B, 2, 7T

eg:- C700H: cmp m

C700H
C900H
44

4 L
C9 00

A
44

$A = m; z=1, cy=0$

CPI 8bit data-2B, 2, 7

eg:- CPI 17H

A
8D
- 17
76
 $A > \text{data}; cy=z=0$

$$\begin{array}{r} \text{SZXACXPXCY} \\ 1000 \ 0101 \\ \hline 85H \end{array}$$

$$\begin{array}{r} 44 \\ -44 \\ \hline 00 \\ \text{SZXACXPXCY} \\ 0101 \ 0100 \\ \hline 54H \end{array}$$

(5.) Complement →

* CMA - 1B, 1, 4T

Complement content of accumulator.

* No. of flags are affected.

* Internally f's complement.

Eg:-

$$\begin{array}{r} \text{A} \quad \text{CMA} \\ 11 \quad 0001 \ 0001 \\ \hline 11 \quad 1110 \ 1110 \\ \text{E} \quad \text{E} \end{array}$$

CMC - 1B, 1, 4T

Complement carry flag if cy

0 → 1

1 → 0

STC - 1B, 1, 4T

Set carry flag if cy

0 → 1

1 → 1

(6.) Rotate →

* Only possible with Accumulator content.

* Only cy → affected

* S, Z, AC, P → not affected.

$$\left. \begin{array}{l} \text{RLC} \\ \text{RAL} \\ \text{RRC} \\ \text{RAR} \end{array} \right\} 1B, 1, 4T$$

RLC → Rotate the content of accu. 1 bit left w/o carry.


RAL → 1 bit left with carry

RRC → 1 bit right w/o carry

RAR → 1 bit right with carry


(1.) RLC →

If $A = 94H$; $cy = 0$




(2.) RAL →

If $A = 58H$; $cy = 1$




(3.) RRC →

If $A = F6H$; $cy = 1$



(4.) RAR →

If $A = 01H$; $cy = 0$



Que. → After execution →

	cy	z
①	1	1
②	1	0
③	0	1
④	None	

Ans. → None


(4.) Branching instruction → In this group the control of prog. is Xferred from one locⁿ to another. conditionally or unconditionally.

① Conditional Instruction → They depend on status of flag affected for previous ALU operation except ALE operation.
Condition true → control of prog. is transfer to 16 bit add. & execution continues.

Condition false → Control of prog. is transfer to very next insⁿ.

② Unconditional Instructions → Control of prog. is transfer to 16 bit add. Unconditionally.

Eg:- JUMP, CALL, RETURN.



Purpose of Jump insⁿ →

This are used for transfer the control of prog. from 1 locⁿ to another Conditionally (or) unconditionally.

Conditional insⁿ →

Note → One m/c cycle is wasted when the condⁿ is false.

JNZ 16 bit add - 3B, $\frac{2}{3}, \frac{7}{10}$ →

* Jump if no zero 16 bit add.

Eg:-

4000H: MVI C, 02H
XX

Loop1: 4002H: DCR C
YY

4003H: JNZ: loop1: Z=0
ZZ

4006H: HLT
**

C
02

(1) 01: Z=0 → True

(2) 00: Z=1 → False.


⊗ In the above eg. the insⁿ between label are known as loop insⁿ.


* The controlling reg. for the loop is reg. C.

* If C has n, the loop executes for n no. of times. where condition is true for n-1 times & False only once.

Que → when condⁿ is true control of the prog. is xfer. to (or) the content of pc is 4002H

Que → when condⁿ is false the control of prog. is transfer to (or) the content of pc is 4006H





* The operation for remaining conditional jump insⁿ is similar to JNZ except that flags are different.

* All the jump insⁿ are immediate Am.


Unconditional jmp 16 bit add. → 3B, 3 m/c cycle, 10T

Control of the prog is transfer to 16 bit add. unconditionally.

$$F + R + R \\ 4 + 3 + 3 = 10T$$

Eg:- LXI B, 9009H
MOV A, C
JMP QUIT
X ORI FFH
ANI FFH
QUIT: HLT

CALL →



* This insⁿ are used to CALL a subroutine within a main prog.

Subroutine → Set (or) group of insⁿ which perform specific operation can be written as a seprate prog. away from main prog is known as

Subroutine..

(1) The control of prog. is goes to 8000H after CALL execution.

(2) The value of sp-2 is
 D390H → SP
 D38FH → SP-1
 D38EH → SP-2

(3) Data present at the top of add. be
 5008H
 5009H
 500AH
 500BH → [0B]


Conditional CALL →

(a) True condⁿ → The operation is similar to unconditional CALL i.e. 5m/c (or) 18T are required.

(b) False condⁿ → Two m/c i.e. 9T are required.

Note → sp is unchanged when the condⁿ is false.

RETURN →



* These are used as last instⁿ of a subroutine (or) ISR such that the control of prog. may RETURN to main prog.


Unconditional RETURN → 1B, 3, 10

* When RET is executed:-

(i) The data present at top of the stack (2 bytes) pointed by sp is loaded into pc.

Therefore $sp \rightarrow sp+2$

(2) Control of the prog. is transfer to 16 bit add. & execution continue



Conditional RETURN →

Condition true → Operation is similar to unconditional return, except that fetch is of GT.

Condition false → Only one m/c cycle i.e. GT states are req.

* fetch is GT states either for true (or) false.

RSTn → 1B, 3, 12T

$n \rightarrow 0-7$


$n \times 8 = (x)_{10} = (y)_{16}$

RST 0 - 0000H

RST 1 - 0008H

RST 6 - 0030H

RST 7 - 0038H



* There are 8 software interrupts in 8085 which can be used either as instr (or) along with INTR.

*** It is also known as one-byte unconditional CALL.

F + W + W

6 + 3 + 3 = 12T

When RST-n is executed →

(1.) The content of PC (or) add. of insⁿ next to RST-n is pushed on to stack.

∴ SP → SP-2

(2.) Control of prog. is xfer to vector add. of RST-n calculated from.

$$n \times 8 = (8)_{10} = (8)_{16}$$

* When RST-n is used along with INTR, INTA is activated instead of RD.

* RST-n is used as break-point interrupt for software insⁿ.

(5.) Machine control insⁿ →

* HLT → 1B, 2, 5T


* It is used to stop the execution of prog.

* The processor enters into HLT acknowledgement cycle more than one wait state included for every clock period.

* Internally prog. counter is disconnected from the add. bus as there is no provision for next Opcode fetch the prog stops.

* A reset (or) hardware interrupt is req. to come out of HLT state.

Eg:- 6FFFH: HLT



* NOP → 1B, 1, 4T NO operation, is performed by the insⁿ but a delay of 4T state is included in execution time used for waiting delay prog. & also when the processor communicates with slow speed I/O devices.

Eg:- IN 80H
NOP
OUT 40H


* Disable Interrupts → 1B, 1, 4T

Used to disable maskable interrupts (INTR, RST5.5, RST6.5, RST7.5)

* Enable interrupts → 1B, 1, 4T

Used to enable maskable interrupts & internal interrupt enable FIF is set (hi..)


* It is used at initial insⁿ of a main prog. & also at the last insⁿ of an ISR. Such that the processor may be ready to serve another interrupt.



* SIM - set interrupt mask →

* It is a multipurpose insⁿ used to mask the interrupts or make them available.

* It is also used to Xfer Serial data through SOD pin, valid only for RST 7.5, RST 6.5, RST 5.5. used along with content of accumulator.



* D₃ → It is the control bit over D₀-D₂ - 1.

- To make them significant or invalid.

* D₀-D₂ indicate interrupt masked or available.

* D₄ is an extra provision for RST 7.5 to reset it.

* D₆ is the control over D₇.

* D₇ is the serial data to be Xmitted through SOD pin.

Que. → After the execution of following instⁿ:-

(a) EI
MUIA, 03H
SIM

(b) EI
MUIA, 4EH
SIM

Find (i) Interrupt masked.
(ii) Interrupts available.
(iii) serial data transmitted.

Solⁿ (a) (i) Interrupt masked - RST 5.5

(ii) Interrupt available - RST 7.5 & RST 6.5

(iii) serial data transmitted - 1

(b) 4EH
0100 1110 → 1st see this

(i) M7.5, M6.5


(ii) RST 5.5

(iii) 0

* RIM → (Read interrupt mask) → 1B, 1, 4T.

* Multipurpose instⁿ used to know the status of pending interrupts & also to receive serial data through SID pin. Valid only for RST 7.5, RST 6.5 & RST 5.5.

* The status of interrupts & serial data is loaded into accu. after execution of RIM.



D₃ indicates interrupt enabled (or) disabled.

D₀-D₂ indicate interrupts masked ~~are~~ (or) available.

D₄-D₆ indicate pending status of interrupts.

D₇ is the serial data received through SID pin.

Que. → The content of accumulator after execution of RIM is 9CH

Find ① Interrupt masked

② —//— available

③ —" — pending

④ serial data received.

Soln. →

9C → 1001 1100

① Masked RSTs

② available 6.5 & 5.5

③ IS is pending. (5.5)

④ 1.

3B → 0011 1000

① ~~7.5 6.5 5.5~~ None

② All

③ 6.5 & 5.5


④ 0

Special Instruction →

(1.) LHLD 16 bit add. - 3B, 5, 16T

load HL pair direct with the data present at 16 bit add. (2 bytes)

Eg:- D000H: LHLD D300H



RD | WR | ALE :

S 0 S


F R R R R

4 3 3 3 3 → 16

(2.) SHLD 16 bit add. $\rightarrow$ 3B, 5, 16T

Store the content of HL pair at 16 bit add. i.e. 2 locs.

eg:- D600H : SHLD D800H : if [HL] $\rightarrow$ 6420H



(3.) PCHL $\rightarrow$ 1B, 1, 6

Load PC with HL content.

* It is also known as one byte unconditional jump.

* It is ~~the~~ branching instn & reg. Am [HL $\rightarrow$ pc]

eg:- 2000H : LXI H, 2006H

2003H : PCHL


2004H : MVI C, 80H

2006H : HLT

Undefined

(4.) SPHL $\rightarrow$ 1B, 1, 6T

Store pc with HL. Copy the content of HL pair to stack pointer.



eg:- LXI SP, 8900H


LXI H, 0504H

SPHL

PUSH H


POP B

HLT




⑥ XCHG → 1B, 1, 4T

* Exchange the content of DE & HL reg. pairs.



⑥ XTHL → 1B, 5, 16T

* Exchange the data present at top of the stack with HL contents. (2 bytes)



⑦ DAD Rp → 1B, 3, 10T

* Add the content of reg. pair to HL pair.

DAD B

DAD D

DAD H → multiply x2

DAD SP

* Accumulator → Unchanged.

* Result (HL).

* Only cy is affected. if there is a carry out of 16 bits

* S, Z, AC, P → not changed.

Eg:- FF0BH : DAD B

BC
FF0B

m/c → F+B+B

4 3 3 → 10T

cy
1
HL
34 56
23 EC

Q → Write an assembly language prog. to perform following operation:
After execution find:-

- (1) A (2) F (3) PSW (4) length of prog. (5) No. of m/c cycle
- (6) Total execution time if $f_{clk} = 5\text{MHz}$
- (7) m/m representation of prog. if it starts at 5000H .

[A] ← 79H

[B] ← 25H

[A-B] → [C]

stop.

Solⁿ →

5000H	MVI A, 79H	- 2B, 2, 7T FR	79	
5020H	MVI B, 25H	- 2B, 2, 7T FR	- 25	
5040H	SUB B	- 1B, 1, 4T F	54	0101 0100
5050H	MOV C, A	- 1B, 1, 4T F	82	XACXPCy
5060H	HLT	- 1B, 2, 5T FB	0001 0000	
			104	

① 54 ② 104 ③ PSW 5410 ④ 7B ⑤ 8

⑥ Total execution time:-

Clock period × No. of T-states × Count value

$$= \frac{1}{f_{clk}} \times \text{T-states} \times \text{CV}$$

$$= \frac{1}{5 \times 10^6} \times 27 \times 1 = 5.4 \mu\text{s}$$

(B) $\overline{RD}/\overline{WR}/A/E$

7 0 7

(9) After execution, if $A = [A] \wedge [5003H]$


$$\begin{array}{r} 54 \\ 125 \\ \hline 04 \end{array}$$

(7) m/m representation

5000H	XX	→ F
5001H	79	→ R
5002H	4Y	→ F
5003H	25	→ R
5004H	ZZ	→ F
5005H	WW	→ F
5006H	XX	→ F

Q → Write an ALP to perform X-OR operation between 1st, 2 m/m locn contents & store the result in the next locn.

Soln →



(1) LXI H, 3000H

MOV A, M

INX H

XRA M

STA 3002H

(or)

INX H

MOV M, A

HLT

find the result


(2) LDA 3000H

MOV B, A

(1) LOA 3001H

XRA B

(11)




(3) LXI B, 3000H

LDAX B → A

(1) LXI H, 3001H

XRA M

(11)



(A) FF

+ AA

SS

HL

30 01


(4) LXI SP, 3000H

POP B

(1) MOV A, C

XRA B

(11)



Que. → Write an ALP to access 2-bytes of data i.e. from port 40H & 60H.
Add them, complement result, rotate it right for 5 times;
transfer resultant value to port 80H.

Ans. →

```

IN 40H
MOV B, A
IN 60H
ADD B
CMA
RRC
RRC
RRC
RRC
RRC
MVI C, 05H
L1: RRC
DCRC
JNZ L1: Z=0
OUT 80H
HLT

```

C 05

(1) 04, Z=0
(2) 03
(3) 02
(4) 01
(5) 00, Z=1

Que. →

```


LHLD 7000H
LXI D, 7003H
LDAX D
ORA M
DAD D
SPHL
PUSH PSW
HLT

```

7000H 02
7001H 70
7002H 33
7003H CC

SP → ? data @ top of stack = ?

(A) → ?



Que → Write an ALP to find no. of even & odd no. from 10 bits of data starting at 4000H.

Store the count of even no. in register E, odd no. in reg. D.

Soln →

```

LXI H, 4000H
LXI D, 0000H
MVI C, 0AH
Rept: MOV A, M
      RRC/RLC
      JC odd cy=1
      INR E
      JMP NEXT
odd: INR D
NEXT: INX H
      DCR C
      JNZ Rept
      HLT
  
```

HL	D E	C
A0 00	00 00	0A 14
4001	01 01	09
		00, Z=1

Timer & Counter problems → :

$$\text{Total execution time} = \frac{1}{f_{clk}} \times \text{T-states} \times \text{count value.}$$


* There are no timer/counters in 8085 but programming logic can be implemented to write time delays & count the events.

Q → Find the total execution time for the following prog. if operating freq = 3M

```

LXI D, 0FF0H - 10
MOV A, E - 4
ANA D - 4
JP skip - 7/10
ORI FFH - 7
ADI 00H - 7
skip: HLT - 5
  
```

Soln →



SZ XACXPXY
01010100

$$T_{ET} = \frac{1}{3 \times 10^6} \times 33 \times 1$$

$$= 11.2 \mu s$$

Q. → TET = ?, $f_{clk} = 2 \text{ MHz}$

MVIC, 04H	-7
L1: NOP	-4
DEC C	-4
JNZ L1	-7/10
HLT	-5

Soln →

$$TET = TOL + TWL$$

$$TOL = \frac{1}{2 \times 10^6} \times 12 \times 1 = 6 \mu\text{s}$$

$$TWL = TCS + TCNS$$

$\downarrow$ $\downarrow$
 True false

$$= \frac{1}{2 \times 10^6} [18 \times 3 + 15 \times 1]$$

$\downarrow$
4

$$= \frac{1}{2 \times 10^6} [64] = 32 \mu\text{s}$$



* Count Related problem →

Q. → MVIB, XX	7
L2: LDA 7000H	13
DEC B	4
JNZ L2	7/10
STA 8000H	13
HLT	5

TET = 400 μs , $f_{clk} = 3 \text{ MHz}$

$$TOL = ?, TWL = TET - TOL$$

$$TWL = TCS$$

Soln →

$$TOL = \frac{1}{3 \times 10^6} \times 25 \times 1 = 8.33 \mu\text{s}$$

$$TWL = TET - TOL = 400 \mu\text{s} - 8.33 \mu\text{s} = 391.67 \mu\text{s}$$

$$TWL = TCS + TCNS$$

$\downarrow$ $\downarrow$
 True false

$$391.67 = \frac{1}{3 \times 10^6} [27(n-1) + 24 \times 1]$$

$$n = 43.66 \approx (44)_{10} \rightarrow (BC)_{16}$$





Que. → `MVI B, XX - 7x1`

8 `L2: MVI C, FFH - 7x1` $TET = 100ms$ $f_{clk} = 2MHz$

`L1: DCR C` $-4 \times 255 \times n$
`JNZ L1` $-7/10 - [10 \times 254 + 7 \times 1] n$
`DCR B` $-4 \times n$
`JNZ L2` $-7/10 - [10(n-1) + 7 \times 1]$
`HLT` -5×1

Soln →



$$TET = \frac{1}{f_{clk}} \times \text{NO. of T-states} \times CV$$

$$100 \times 10^{-3} = \frac{1}{2 \times 10^6} \left[\quad \right]$$

$$n = 55.6$$

$\hat{= (56)_{10}} \rightarrow$ convert in to

$= 08H \leftarrow$ Hexadecimal value.

Que. → `MVIC, 00H`


`L3: DCR C → ?`

`JNZ L3`

`HLT`

(a) 16 (b) 255 (c) 256 (d) None

Soln →



Q. → `MVI B, FFH`

`MVI C, FFH`

$TET = 100ms$

$f_{clk} = 2MHz$

`L1: DCR C`

`JNZ L1`

`DCR B`

`JNZ L1`

`HLT`

Q. → `IFZ = 0`

`LXI B, 0003H`

`L1: DCR B`

`JNZ L1`

`HLT`

How many times loop executes

(a) 0 (b) 1 (c) 3 (d) None

Q → XRA A

LXI B, 0003H

13) DEC B

JNZ 13

HLT

How many times loop executes.

(a) 1 (b) 2 (c) 3 (d) ∞

Ans Key →

Exercise (1) →


① (A) ② (D) ③ (D) ④ (D) ⑤ (C) ⑥ (D) ⑦ (D) ⑧ (D) 9(a) 10(d) 11(B) One only
12(b) 13(b) 14(d) 15(a) 16(b) 17(b) 18(a) 19(a) 20(a) 21(b) 22(c)
23(c) 24(b) & (d) 25(b) & base address (operand) 26(c) 27(a) 28(c)

Exercise (2)


1(c) mod-Reminder 2(a) 3(c) 4(b) 5(c) 6(b) 7(b) 8(a) 9(b)
Div - Quotient 10 → 26.5118 11(d) 12(d) 13(a) 14(d) 15(d)
 $x = 3 + 9 + 5 + 4$
 $= 21$
16(d) 17(c) 18(b) 19(d) 20(c) 21(c) 22(d) 23(a)
2050
07

(40.) Interfacing

Classification of m/m →



Optical disks	→ CD - 700MB	— 120mm
	→ DVD - 4.7GB	— 120mm
	→ BRD - 25GB/50GB	— 120mm



- * Writing data into CD/DVD is known as burning.
- * In optical disk light is used to write/read the data.
- * 1 stored as slot, 0 is stored as blank.
- * Both RAM & ROM are random in accessing data from m/m i.e. the time taken to access any of the m/m loc is same.

* RAM → (Random access m/m)

- * It is also known as read/write (or) temporary (or) volatile m/m.
- * Data is present only with supply of power.

(1) Static RAM (SRAM) → F/F are used to store the data.

Bit is stored as voltage.

- * Each m/m cell may have 3-6 transistors.

* Less density (or) storage capacity.

* Faster than DRAM. i.e. low access time. & costlier.

(2) DRAM (dynamic RAM) → Data is stored as charge b/n gate to separate substrate of a MOS transistor.

* As the charge leaks off frequently DRAM must be refreshed frequently

* Each m/m cell contains one transistor.

* More density (or) storage capacity.

* Slow in operation.

* It is cheaper.

* ROM → (Read only m/m)

* It is also known as non-volatile m/m.


* The 1st type of m/m is mROM - masked ROM.

(1) mROM → * masking & metalization tech is used in design of m/m.

* m/m arrays contain diodes (or) transistor presence of a indicates one. absence 0.

* Once manufactured can't be modified.

eg:- multiplication table.



(2) PROM → Programmable ROM → One time programmable ROM.

* m/m arrays contain diodes/transistor ^{micro} ~~micro~~ (or) polysilicon fuses.

Fuse → 1

Fuse blown off → 0

PROM, PAL, PLA → PLD's (Programmable Logic Devices)


73

↓
programmable logic array
↓
programmable array logic.

Gates	PROM	PAL	PLA
OR	Progra.	fixed	progra.
AND	fixed	progra	progra.

* EPROM → (Erasable PROM)

* m/m chip contains a crystal window on it when exposed to UV light data is erased.



* It requires 20 minutes to erase data (disadv.)

* Preferred for mass storage.

* E²PROM → (Electrically EPROM)

* Voltage is used to erase the data.


* Data can be erase ~~but~~ at reg. level & also completely at a time.

* It requires 10ms to write a data bytes.

* Flash m/m → Similar to E²PROM except that data can be erased at block (or) sector level (or) completely at a time.

* Require 10ms write a data.

* Cache m/m → Used to store frequently used data & instructions.



* It is used b/w μp & main m/m .

* Register m/m → It is the m/m due to internal reg. within the processor.


* more the no. of GPR (or) scratch pad reg. more is the speed of μp . & caused ~~too~~ cost too.

* Bootstrap m/m → It is used to store prog. related to booting process.


* The process of loading operating sys. ^{software} from 2^o m/m to 1^o m/m is known as booting.

* ~~m/m hierarchy~~

* m/m Hierarchy →



* Interfacing:-



* designing logic ckt's & writing programmes to make the processor communicate either with m/m (or) I/O devices is known as interfacing.

* The logic ckt used are known as interfacing ckt's (or) I/O ports.

Basic Interfacing components:-

(1) Tri-state Buffer → It is used to increase current (or) power handling capability of a bus when more no. of I/O devices are connected to common bus.



$E=0$; active → logic 0/1

$=1$; Inactive → High impedance (or) tri-state.

* In high impedance state the line does not draw any current.

* The device connected to bus behaves as disconnected in high impedance state.

* Buffer can be used to permit one device either to transmit (or) receive among many.

eg:- 74LS244 → unidirectional buffer


74LS245 → Bidirectional buffer.

LS → Low power Schottky

(2) Decoder → * It is logic ckt which identify the combination of i/p signal & selects one of the o/p.

ex:- 74LS138


3:8 decoder



decoding logic

i/p		o/p
B	A	
00		Y_0
01		Y_1
10		Y_2
11		Y_3

(3) Dec-Encoder →




i/p	o/p
x_0	BA
x_1	00
x_2	01
x_3	10
	11

* It is a logic ckt which produces or generates the code of one of the i/p signals at the o/p. used in comm. ckt & also to interface a keyboard to the processor.

Ex:- 74LS148


↓
8:3 priority encoder

(4.) Latch →




* As the data is present on the bus for few μs , latch is used to hold the data for sometime such that o/p units i.e. display may recognise the data.

Notation (or) representation of m/m chip →




m = no. of add/m/m location

n = no. of bits per location



256 x 8 → data bus



Q. Finding the length of add. & data bus →

(i) 1024×1024

data lines $- 1024$

add. lines $2^n = m = 1024 = 2^{10}$

$n = 10$

1024×1024

$2^{10} \times 2^{10}$

$2^7 \quad 2^3 = 8$ (leave it)

$+ 2^{10}$
 $2^{17} \rightarrow 128 \text{ kB}$

capacity $\rightarrow 128 \text{ kB} \times 8 = 128 \text{ kB}$

(ii) 2048×256

$m = 2048$

$= 2(1024)$

$= 2^1 \times 2^{10}$

$= 2^{11}$

$n = 11 \rightarrow$ add. lines.

2048×256

$2^{11} \times 2^8$

$2^{11} \times 2^5 \quad 2^3$ (leave)

$\downarrow$

$2^{16} \times 8 = 64 \text{ kB}$

$64 \text{ kB} \times 8 = 64 \text{ kB}$

Calculating no. of chips req. to design a m/m →

$$\text{Chips Required} = \frac{\text{m/m. to be designed}}{\text{m/m available capacity}}$$

Q. Find no. of 256×8 RAM chips req. to design 4 kB .

(a) 8 (b) 16 (c) 32 (d) 64

Soln →

$1 \text{ kB} \rightarrow 1024 \text{ B}$

$= 1024 \times 8$

$= 2^{10} \times 8$

$$\text{chips} = \frac{4 \text{ kB}}{256 \times 8} = \frac{4(2^{10} \times 8)}{2^8 \times 8}$$

chips = 16

(OR)

$1 \text{ kB} = 2^{10} = 2^2 \times 2^8$

$\downarrow$
4

$\downarrow$
256 B

256×8

$1 \text{ kB} \rightarrow 2^{10} \rightarrow 2 \times 2^9$

$\downarrow$
2

$\downarrow$
512 B

512×8

$1 \text{ kB} \rightarrow 2^{10} \rightarrow$ **1024×8**

$256 \times 8 \rightarrow 256B \rightarrow 256 \text{ words}$

$512 \times 8 \rightarrow 512B \rightarrow 512 \text{ words}$

$1024 \times 8 \rightarrow 1KB \rightarrow 1K \text{ words}$

Q $\rightarrow$ Find no. of 1024×2 m/m chips req. to design $16KB$?

ans $\rightarrow 64KB$

Q $\rightarrow$ Find no. of 2048×16 for $64KB$?

ans $\rightarrow 16KB$ $2048 \times 8 = 2KB$

$2048 \times 2 \times 8$

$4K \times 8 \rightarrow 4KB$

$$\frac{64KB}{4KB} = 16$$

m/m interfacing $\rightarrow$

$$n - x = y$$

n = total add. lines of processor


x = no. of add. lines required for m/m to be interfaced

y = lines for decoding logic.

m/m mapping $\rightarrow$ Giving names to (or) addressing m/m locn is known as m/m mapping.


*m/m map indicates starting & ending add. range of a m/m chip.

Q $\rightarrow$ Find the m/m mapped for following interfacing logic?



A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	
6						4			0			0				
0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	
6						7			F			F				

m/m-mapped $\rightarrow$ 6400KB - 67FFFKB



sol $\rightarrow$

1110	1100	0000	0000
E	C	0	0

EC00H

1110	1111	F	F
E	F	F	F

EFFFH

EC00H - EFFFH

Q $\rightarrow$ Draw the interfacing logic for 1KB RAM is m/m map is EC00H - EFFFH

sol $\rightarrow$

$$1KB \rightarrow 2^{10} = 2^n$$

$$n = 10$$


$$n - x = y$$

$$16 - 10 = 6$$

$$y = 6$$

Q $\rightarrow$ Find the m/m mapped for given interfacing logic if the chip select is connected by

(i) Y_1 (ii) Y_6 of decoder?



$$Y_1 \rightarrow \begin{matrix} 8 & 8 & 0 & 0 \\ 1000 & 1000 & 0000 & 0000 \end{matrix}$$

$$Y_6 \rightarrow 1010 \dots$$

$$Y_1 \rightarrow 8800H - 8FFFH$$

$$Y_6 \rightarrow B000H - B7FFFH$$

Q. → Finding starting & ending addresses.

Method → (1) Find the no. of add. lines acc to capacity of m/m chip.

(2) Put equivalent no. of binary ones as that of add. lines.

Find the hexadecimal value that must be added (or) subtracted to get ending add. (or) starting add.

Q. → Find the ending add. for 4KB ROM if starting add. is 7D3AH

Soln →

$$4KB = 2^n$$

$$n = 12$$

1111 1111 1111

F F F

We have to find ending so add:

$$\begin{array}{r} 7D3AH \\ + FFFH \\ \hline 8D39H \end{array}$$

Q. → Find the starting add. for 8KB RAM if ending add. is 8E4DH

Soln →

$$8KB = 2^n$$

$$n = 13$$

0001 1111 1111 1111

1 F F FH

$$\begin{array}{r} 8E4DH \\ - 1FFFFH \\ \hline 6E4EH \end{array}$$

$$\begin{array}{r} 8E4DH \\ + 1FFFFH \\ \hline 6E4EH \end{array}$$

Digital electronics → Chapter (5)

(1) access rate = $\frac{1}{\text{access time (ns)}} \text{ s} = (\text{Hz})$

(b) (c)

$$T_c = T_A + \text{additional time req. before start of next access}$$

↓ ↓
cycle time access time

($T_c = \text{ns}$) nano secs.

$$\text{Transfer Rate} = \frac{1}{T_c (\text{cycle time})} = (\text{Hz})$$

2(xb) 3(c) 4(b) 5(a) 6(d) 7(c) 8(d) 9(c) 10(c).

take A_{12}

CS = $A_{15} A_{14} A_{13}$			A_{12}	A_{11}	A_{10}
0	1	1	0	0	0
				1	1
0	1	1	1	0	0
				1	1

(8.)

$A_{15} - A_{12}$	A_{11}	A_{10}	A_9	A_8	$A_7 - A_0$
repeated X X X	0	0	0	1	
	0	1	0	1	
	1	0	0	0	
	1	0	0	0	

Not

* Imp. interfacing IC's →

8251 → USART (Universal Syn. Asynchronous) →

* Used for serial comm. b/n processor & I/O.

Standards:- Ex:- RS232C, RS422A

RS - Recommended Std.

Features of RS232C →

(1.) distance - 50 ft

(2.) speed - 20 kbaud

$$\text{Bit Rate} = \frac{\text{bits}}{\text{Sec.}}$$

$$\text{Baud} = \frac{\text{symbols}}{\text{Sec.}}$$

(3.) Voltage levels:-

logic 0 :- +3V to +25V

logic 1 :- -3V to -25V

8253/54 → programmable timer →

* Has 3 timer/counters

* Operates in 6 modes

mode 0 → Interrupt terminal count

mode 1 → Single programmable one shot

mode 2 → Rate gen^r

mode 3 → sq. wave

mode 4 → software triggered mode

mode 5 → Hardware triggered mode

8255 (PPI/PIO) →

* Programmable peripheral interface
(or)

parallel i/p o/p device


8257/37 (DMA Controller) →

8259 (PIC - Priority interrupt controller) → Used to increase interrupt handling capability of

processors.

Each 8259 can support 8 I/O devices in interrupt mode where IRO has highest priority.

IRO → Interrupt req. zero.



A max^m of 64 I/O devices can be connected in interrupt mode.

8279 - keyboard/display controller

8155 - multipurpose programmable I/O device.

* It has 256B RAM

* 3 ports → PA & PB → 8 bits

PC → 6 bit port.

* Timer/Counter


4 modes of operation

mode 0 - single sq. wave

1 - sq. wave

2 - sq. wave pulse on terminal port


3 - pulse on every terminal count.



$$\text{count} = \frac{\text{pulse period}}{\text{clock period}}$$

$$= \frac{200\text{ns}}{0.33\mu\text{s}} = (X)_{10} = (4)_{16}$$

* 8255 → Handshake signals
(~~any~~ of Control signals.)




IBF - I/p buffer full
OBF - o/p ———
Ack - Acknowledge

A ₁	A ₀	Port
0	0	PA
0	1	PB
1	0	PC
1	1	CWR → Control word Reg.

The mode of operation is selected by prog. CWR

CWR format for BSR mode →




Q → what is CWR data to:

- (i) set PC4 → 1 CWR
09H
- (ii) set PC7 → 0 CWR
0EH

0 0 0 0 1 0 0 0

0 0 0 0 1 1 1 0

Q CWR format for I/O mode →



Find CWR control word for B255 such that

- Q. ① PA → mode 0 → I/P port
- PB → mode 0 → O/P port
- PC → I/P port

1 0 0 1 1 0 0 1

9 9

- ② PA - mode 1 ⇒ O/P port
- PB - mode 1 ⇒ I/P port

1 0 1 0 0 1 1 0

A = 6


Imp features of 8086 →

* 16 bit μp has 20 add. lines. ; $2^{20} \rightarrow 1MB$

* $f_{clk} = 5MHz$; Range - $5MHz/8/10MHz$

* +5V dc

* All reg. are 16 bits in length.



① Pointer reg's $\rightarrow$ IP $\rightarrow$ Instⁿ pointer

SP $\rightarrow$ stack - 11

BP $\rightarrow$ Base pointer

② Index Reg's $\rightarrow$ SI $\rightarrow$ source index reg.

DI $\rightarrow$ destination ~~reg~~ index reg.

③ Segment Reg

CS - Code segment


DS - data segment

SS - stack segment

ES - Extra seg.

} Used to store
Base add.

④ Flag Reg.



TRAP flag $\rightarrow$

TF = 1; single step execution mode. i.e. stops after every instⁿ. results can be verified in the reg.
eg: Debugging.

IF $\rightarrow$ 1; maskable interrupt req. recognised
eg: INTR

DF $\rightarrow$ Used for string manipulation instⁿ.
0; auto-increment mode.
1; auto-decrement mode.

OF :- It is set if result of a signed operation is not possible to be accommodated in destination reg.

Sign	0	1	0	0	1	1	0	1
FO	1	0	0	0	1	0	1	
	1	0	0	1	0	0	1	0

-ve

* When processor is reset control of prog. is Xfer to FFFF0H

* It can operate in 2 modes:-

- ① min mode
- ② max mode

MN/M_{IO} → 0, maximum of multiprocessor mode → Control sig are generated by external chip

1, min of single processor mode.
(only 8086)

Control sig. is generated by 8086

* It contains 6 bytes of instⁿ byte queue in which max^m length of instⁿ i.e. 6 bytes can be prefetched.

* At a single interval of time more than one instⁿ can be present at diff stages of execution.

known as pipelining tech.

* Speed of operation increases.

Memory Segmentation → 1 MB of m/m can be divided into 16

Phys. add.	Base add	logical segments each of 64kB
00000H	0000H	0000H 64kB
0FFFFH		FFFFH
10000H	1000H	0000H 64kB
1FFFFH		FFFFH
	2000H	0000 64kB
		FFFF
	A000H	0000 64kB
		FFFF

} offset add,

Base add. → It indicates the starting locⁿ of segment.

It is present in segment reg^r.

offset add. → It is a distance of req. m/m locⁿ from the base add. in a segment.

It is present in pointer (or) index reg^r.

physical add. → It is the posⁿ of req. m/m locⁿ from the beginning of mem.

Effective add.

effective (or) phy. add. calⁿ →

① Shift the segment (or) base add. by 4 bit posh left. i.e.

1 Hexadecimal digit.

② Add the offset add. to shifted segment value.

code segment → prog.

data — " — → data

stack — " — → temp. data

extra — " — → alternate data segment.

① CS: 9000H

IP: 0FFFH

$$\begin{array}{r} 9000 \\ \rightarrow 9000H \\ + 0FFF \\ \hline 90FFFH \end{array}$$

② DS: 8000H

BP: FFF0H

$$\begin{array}{r} 8000 \\ \rightarrow 8000H \\ + FFF0 \\ \hline 8FFF0H \end{array}$$