



CONTENT

TOPIC	PAGE NO
Computer Fundamentals	3-83

Designer View




User View




Data :- It is a binary sequence which is associated with a value based on data format

Binary Code - Bind With - Value


Different data formats used in the comp. design is as follows:-



Computer :- It is a computational device used to process the data under the control of a user prog. i.e. Comp s/m functionality is prog execution.



Program :- Program is a sequence of instr. along with data




Instruction :- It is a binary code which is designed inside the processor to perform some task.

Binary Code - Bind With Operation

Eg :- If CPU supports 8 diff. operations then opcode is defined as

$$\log_2 8 = 3 \text{ bit}$$

Opcode	Operation
000	+
001	*
010	/
...	...
111	AND



Designer View

Base H/w
 $S_{n-1} \dots S_2 S_1 S_0$

Designer

0	0000	0	+0	+0	+0
1	0001	1	+1	+1	+1
2	0010	2	+2	+2	+2
3	0011	3	+3	+3	+3
4	0100	4	+4	+4	+4
5	0101	5	+5	+5	+5
6	0110	6	+6	+6	+6
7	0111	7	+7	+7	+7
8	1000	8	-0	-7	-8
9	1001	9	-1	-6	-7
10	1010	10	-2	-5	-6
11	1011	11	-3	-4	-5
12	1100	12	-4	-3	-4
13	1101	13	-5	-2	-3
14	1110	14	-6	-1	-2
15	1111	15	-7	-0	-1
			Not in Use	Not in Use	

1's Complement

1000 : [-7]
 1000 → 0111 (7)
 1001 : [-6]
 1001 : 0110 (6)


2's Complement

1000 : [-8]
 1000 : → 0111
 + 1
 1000 = 8
 1001 : [-7]
 1001 → 0110
 + 1
 0111 = 7

0000
-7
-7
 1111111
 1101010 (-7)
 1000 (-8)
11000
 10111
 + 1
1000

Unsigned Data :-

Expressible Data



$$(n - \text{bit}) + (n - \text{bit}) = (n + 1) \text{ bit}$$

$$(n - \text{bit}) * (n - \text{bit}) = 2n \text{ bit}$$

group of 2 registers


cy → 0111
 15 → 1111
 15 → 1111
 30 1110
 cy = 1

- In the comp. design carry flag is used to indicate the range exceeding condition of a unsigned arithmetic.

Condition: Is there any extra bit out of MSB. — $\begin{cases} \rightarrow T = \text{Set} = 1 = \text{Carry} \\ \rightarrow F = \text{Reset} = 0 = \text{No carry} \end{cases}$

Eg:→


8	—	1000
4	—	0100
12	—	1100



Ans: 1100
(12)


Eg:-

8	—	1000
9	—	1001
17	—	0001
CY=1		CY=1



15-84-27

Signed Data :



In the comp design overflow flag is used to indicate the range exceeding condition of a signed arithmetic.

Condition:- "There is a carry into the MSB & No carry out of the MSB or Vice Versa"

— $\begin{cases} \rightarrow T = \text{Set} = 1 = \text{OV} \\ \rightarrow F = \text{Reset} = 0 = \text{NO} \end{cases}$

Operation:- "XOR" b/w the In-carry & out-carry w.r.t MSB

Expression $\Rightarrow$

$$OV(x, y, z) = \overline{x} \overline{y} z + x y \overline{z}$$

MSB of operand 1 MSB of Result +ve OV -ve OV

MSB of Operand 2

Eg-1 $\Rightarrow$

$$\begin{array}{r} +7 \rightarrow 0111 \\ +3 \rightarrow 0011 \\ \hline +10 \rightarrow 1010 \\ OV=1 \end{array}$$

Eg-2 $\Rightarrow$

$$\begin{array}{r} +7 \rightarrow 0111 \\ -3 \rightarrow 1001 \\ +4 \rightarrow -000 \\ \hline OV=0 \end{array}$$

Eg-3 $\Rightarrow$

$$\begin{array}{r} +7 \rightarrow \\ +3 \rightarrow \\ -4 \rightarrow \end{array}$$

Justify $\Rightarrow$

PSW

Acc $\downarrow$ 1010

Flag Reg $\downarrow$ OV(1)

Ans $\Rightarrow$ 01010 (+10)

Justify $\Rightarrow$

PSW

Acc $\downarrow$ 0100

Flag Reg $\downarrow$ OV(0)

Ans $\Rightarrow$ 0100 (+4)

Eg-4 $\Rightarrow$

$$\begin{array}{r} -7 \rightarrow 1001 \\ +3 \rightarrow 0011 \\ -4 \rightarrow 1100 \\ \hline OV=0 \end{array}$$

Eg-5 $\Rightarrow$

$$\begin{array}{r} -7 \rightarrow 1001 \\ -3 \rightarrow 1101 \\ -10 \rightarrow 0110 \\ \hline OV=1 \end{array}$$

Justify $\Rightarrow$

PSW

Acc $\downarrow$ 1100

Flag Reg $\downarrow$ OV=0

Ans $\Rightarrow$ 1100 (-4)

$$\begin{array}{r} 1100 \rightarrow 0011 \\ \hline 0100 = 4 \end{array}$$

Justify $\Rightarrow$

PSW

Acc $\downarrow$ 0110

Flag Reg $\downarrow$ OV(1)

$\downarrow$ -ve OV

$\{x y \overline{z}\}$

Ans $\Rightarrow$ 10110 [-10]

$$\begin{array}{r} 10110 \rightarrow 01001 \\ \hline 01010 = 10 \end{array}$$

Ques → Consider the following signed data, processed on a addition hw .
What is the status of a overflow flag in computation.

$$\begin{array}{r} \text{Data : } 10101100 \\ 11100100 \\ \hline 10010000 \\ \text{OV} = 0 \\ \text{xyz} = 0 \end{array}$$

Ques → Consider the following 8 bit data computation. What is the status of an overflow flag hw during computation.

Soln → $(-112) + (-63)$

8 bit signed data Range = $-(2^{8-1})$ to $+(2^{8-1}-1)$
 { Default 2's Compl } - $\{-2^7$ to $2^7-1\}$
 $\{-128$ to $127\}$

$$\begin{array}{r} -112 \\ -63 \\ \hline -175 \end{array}$$

-175 is not in range

∴ $\text{OV} = 1$
-ve OV

↓
(xyz)

Ques → Consider the following bit pattern used to processed on a addition hw
 a) What is the status of CY and OV flags in computation.

$$\begin{array}{r} \text{Data : } 10110111 \\ 11001000 \\ \hline 01111111 \end{array}$$


$\text{OV} = 1$

$\text{xyz} \rightarrow -\text{ve overflow}$

$\text{CY} = 1$


b) What is the result in decimal when data is in unsigned format.
 c) What is the result in decimal when data is in signed format.

b) Unsigned Data →



Ans : $\text{CY} \rightarrow 10111111 = 383$

c) Signed Data :->



signed me overflow
dekh kr hai.
unsigned me co
flag dekh kr hai.

Ans :- $\text{0V} \rightarrow 10111\ 1111\ (-129)$
 $10111\ 1111 \rightarrow \begin{array}{r} 01000\ 0000 \\ 1 \\ \hline 01000\ 0001\ (+129) \end{array}$

Floating Point Data Format :->

Representation of a very large and very small fraction of data consumes more m/m space.

Eg :- $+67320500000000$; very large ($\approx \pm \infty$)
 $+0.000000000000375$; very small (≈ 0)

To represent the large and small fraction of data within a less amount of m/m space, floating point data is used.

General form of a floating point data is $\boxed{\pm M \cdot B^{\pm e}}$

$\pm$: sign

M : Mantissa / Significant (Fr)

B : Base / Radix

e : Exponent

In the floating pt. representation, common format is used to represent the data into a uniform look called as Normalization

i.e. $\boxed{\pm \text{Valid Digit} \cdot \text{fraction} \cdot B^{\pm e}}$

When Base is greater than 2 then valid digits are numbers so extra space is required to store the valid digit.

Base

Valid Digit

B = 3

{1, 2}

B = 4


{1, 2, 3}

B = 5

{1, 2, 3, 4}

To save the m/m space base is restricted to 2. $\therefore$ Valid digit become implicit i.e. 1. Hence this digit bit need not be stored in m/m.

General Form of a Normalization is -



Mantissa alignment process is used to adjust the decimal point. In this process right alignment increment the exponent and left alignment decrement the exponent

Eg: $\rightarrow$ Data: $+110101.1101 \times 2^{+4}$

$\downarrow$
 $1.bbb---$

Align to Right upto 5 times

$\downarrow$
 $+1.10101101 \times 2^{+4+5}$

$\downarrow$
 $+1.10101101 \times 2^{+9}$

Eg: $\rightarrow$ Data: $+0.000000101101 \times 2^{+12}$

$\downarrow$
 $1.bbb---$

Align to left upto 7 times

$\downarrow$
 $+1.01101 \times 2^{+12-7}$

$\downarrow$
 $+1.01101 \times 2^{+5}$

When the data is in normal format then it is stored in the m/m by using the IEEE floating point formats.

According to a IEEE standard 754, two kinds of formats are present -

- 1.) Single Precision (32-bit) format
- 2.) Double Precision (64-bit) format

32 bit Format :-

Sign	Biased Exponent	Mantissa
1 bit	8 bit	23 bit

64 bit Format $\Rightarrow$

S	BE	M
1 bit	11 bit	52 bit

Floating point data is stored in the m/m with 3 fields of information.

b) **Sign Field** :- This field is used to represent the sign of a data i.e.

Sign(s) $\left\{ \begin{array}{l} 0 (+ve) \\ 1 (-ve) \end{array} \right\}$ Mantissa
Sign


2) Biased Exponent Field:- This field is used to represent the exponent value. In the m/m exponent is stored in a biased exponent format because MSB bit is already reserved for Mantissa side. Hence 2^s complement exp. is not possible in m/m storage.

$$BE = \frac{\text{Actual}}{\text{Exponent}} (AE) + \text{Bias}$$

Bias is a max. possible +ve or -ve error depends on the format i.e.

Eg:->

Format :



Data : $+1.1011 \times 2^{13}$

① Store

$$BE = AE + Bias$$

$$Bias = + (2^{n-1} - 1)$$


$$= + (2^{6-1} - 1)$$

$$= +31$$

AE : 001101

Bias : 011111

BE : 101100



AE + Bias

13 + 31 = 44

② Retrieve (Read)

$$AE = BE - Bias$$

BE : 101100


Bias : 011111

AE : 001101 [+13]

Note:-> When the format is designed with an excess bias, then bias is a centre of the exponent range i.e. $(\frac{2^n}{2})$, n : # bits in BE field.

In this format we need to take the complement of a MSB bit of BE to get the actual exponent rather than subtraction operation.

Eg:-> Format :



Excess - bias

Data : $+1.1011 \times 2^{13}$

① Store : $BE = AE + Bias$

$$Bias = Excess bias$$

$$= (\frac{2^n}{2}) = (\frac{2^6}{2})$$

$$= 32$$

AE : 001101

Bias : 100000

BE : 101101

② Retrieve : $AE = BE - Bias$

BE : 101101

Bias : 100000

AE : 001101 [+13]

Alternate : $AE = \text{complement of MSB bit of BE}$

BE : 101101

complement of MSB

AE : 001101

Mantissa Field :- This field is used to represent the fraction part of a data. In the m/m, fraction is always stored in a Normalized Mantissa Format i.e. $1.bbb---$; where $b = 0/1$

Implicit Fraction

In the above structure, only the fraction part is stored in the m/m because valid digit is implicit

Note :- To retrieve the data from m/m, adjustment is required to get the implicit digit as a fraction i.e. align the mantissa to right side upto 1 time to get the implicit digit called as Denormalization (Sub-Normal)

From the m/m

$$\text{Data} : \pm .bbb--- \times 2^{\pm e}$$

↓
De-normalization


↓
Align to Right upto 1 time
to get implicit digit

$$\pm 0.1bbb--- \times 2^{\pm e+1}$$


$$\pm 0.1bbb--- \times 2^{\pm e'}$$

$$\begin{array}{rcl}
 AE & : & 0010 \\
 Bias & : & 0111 \\
 \hline
 BE & : & 1001
 \end{array}$$

③ Mantissa :



Retrieve Data :-



① Sign (S) = 1
(-ve)

② $AE = BE - Bias$

$$BE : 1001$$

$$Bias : 0111$$

$$AE : 0010 \quad [+2]$$

③ Mantissa

$$M = 10110$$

From the m/m

$$Data : -0.10110 \times 2^{+2}$$

↓
Denormalization


↓
Align to Right upto 1 time to get the valid digit

$$\begin{array}{l}
 \downarrow \\
 -0.10110 \times 2^{+2+1} \\
 \text{Implicit}
 \end{array}$$

$$-0.110110 \times 2^{+3}$$

$$[-6.75]$$

Ques:-> Consider the following hypothetical format used to represent data.



Data : $+13.25 \times 2^{+14}$

What is its Hexadecimal equivalent when the data is stored in m/m

- Without Normalization
- With Normalization.


Soln:- Data : $+13.25 \times 2^{+14}$

$$\begin{array}{r} 10000 \\ +1011.01 \times 2^{+14} \end{array}$$

↓
Without Normalization

↓
Store into a m/m

↓
Format Required



① Sign :- $+ve$
= 0


② BE :- $BE = AE + Bias$
Bias = Normal Bias
= $+(2^{n-1}-1)$
= $+(2^{7-1}-1)$
= $+63$

AE : 0001110

Bias : 0111111

BE : 1001101

③ Mantissa Without Normalization



Data :- $+13.25 \times 2^{+14}$

↓
Binary

↓
 $+1101.01 \times 2^{+14}$

↓
Normalization
(1. bbb---)

↓
Align to Right upto
3 times

↓
 $+1.10101 \times 2^{+14+3}$

$+1.10101 \times 2^{+17}$

↓
Store the data into m/m

↓
Format Required

S	BE	M
1 bit	7 bit	12 bit

① Sign(s) = +ve
= 0

② BE = AE + Bias

AE : 0010001

Bias : 0111111

BE : 1010000

③ Mantissa with Normalization

1.10101

S	BE	M
0	1010000	101010000000

Ques 3 → Consider the following m/m data which is stored in the hypothetical

format :

S	BE	M
1-bit	7-bit	12-bit

Excess Bias


Data : 0x 3FC00

↓
Hexadecimal

What is the actual value association with above m/m data in decimal.

Data : 0X 3FC00

Retrieve $\Rightarrow$ M/m Data : (3FC00)H



① Sign (S) = 0
+ve

② $AE = BE - \text{Bias}$
or

$AE = \text{complement of MSB bit of BE}$

Excess-bias

Bias = Excess Bias

$= \frac{2^n}{2} = \frac{2^7}{2} = 64$

BE : 011 1111

Bias : 1000000

AE : 111 1111 [-1]

1111 11 $\rightarrow$ 0000 000
+ 1

0000 001 = 1

③ Mantissa

11000 ---

From the m/m

Data : $+0.11 \times 2^{-1}$

↓
De-normalization

↓
Align to right upto 1 time
to get the valid digit

↓
 $+0.111 \times 2^{-1+1}$


$+0.111 \times 2^0$

$+0.875$

$(0 \times 2^0) + (1 \times 2^{-1}) + (1 \times 2^{-2}) + (1 \times 2^{-3})$

Range of Floating Point Data :->

Floating pt. data range always depends on the floating pt format.
Let's consider single precision floating pt. format to represent the floating pt. data.



① Sign (S) $\rightarrow$ 0 (+ve)
 $\rightarrow$ 1 (-ve)

② Exponent Range :-

⊗ Depends on BE Field

$$BE = AE + Bias$$

$$Bias = \text{Normal Bias}$$

$$= + (2^{n-1} - 1)$$

$$= + (2^{8-1} - 1)$$

$$= + (127)$$

① Min BE = All 0's in BE

$$= 0000\ 0000$$

$$= 0$$

$$AE = BE - Bias$$

$$= 0 - (+127)$$

$$= -127$$

② Max BE = All 1's in BE

$$= 1111\ 1111$$

$$= 255$$

$$AE = BE - Bias$$

$$= 255 - (+127)$$

$$= +128$$

Exponent Range :

$$\{-127 \text{ to } +128\}$$

③ Mantissa Range :

Depends on Normal Mantissa
ie. (1. bbbb)

① Min 'M' = All 0's in 'M'

$$= 0000 \dots (23) 0's$$

$$= 0$$

$$\text{Normal } M = 1.M$$

$$= 1.0$$

$$= 1$$

② Max 'M' = All 1's in 'M'

$$= 1111\ 11 \dots (23) 1's$$

$$\text{Normal } M = 1.M$$

$$= 1.111 \dots (23) 1's$$

↓
Align to left upto 23 times to
make fraction as an integer

$$1111 \dots (24) 1's \times 2^{-23}$$


$$(2^{24} - 1) \times 2^{-23}$$

$$(2 - 2^{-23})$$

∴ Mantissa

$$\text{Range: } \{1 \text{ to } (2 - 2^{-23})\}$$

④ Range of a 32 bit floating point data $\{ \pm M * B^{\pm e} \}$



⇒ In the floating point representation special values are defined to support the overflow and underflow conditions. They are 0, +∞ and -∞.

⇒ Different rounding techniques are used to support the result. They are -

- (i) Round to zero
- (ii) Round to +∞
- (iii) Round to -∞
- (iv) Round to nearest.

Special value '0'

S	BE	M	Value
0/1	All 0's	All 0's	0

0	0000 0000	000 000 --- (23) 0's to 111 11 --- (23) 1's
---	-----------	---

0 0000 0000 000000 --- (23) 0's

↓
S
↓
+ve

↓
BE
↓
0

↓
m
↓
0

AE = Bias

BE - Bias

= 0 - (+127)

= -127

Normal

m = 1 - M

= 1 - 0

= 1

From the m/m :

Data : $+ (1.0) * 2^{-127}$

↓

De-Normalized Data

↓

Align to right upto 1 to
get the valid digit

↓


$+ 0.1 * 2^{-127+1}$

$+ 0.1 * 2^{-126}$

Special value { $+\infty$ to $-\infty$ }

S	BE	M	Value
0	All 1's	All 0's	$+\infty$
1	All 1's	All 0's	$-\infty$

0	1111 1111	0000 --- (23) 0's to 1111 --- (23) 1's	} 2^{23} m's } $(2^{23}-1)$ m's
1	1111 1111	0000 --- (23) 0's	



From the m/m $\rightarrow$


Data: $+(1.0) \times 2^{+128}$

↓
Denormalization

↓
Align to right upto 1 time to get the valid digit

↓
 $+(0.1) \times 2^{+128+1}$
 $+(0.1) \times 2^{+129}$
 $(+\infty)$

S	BE	M	Value
0/1	All 1's	$\neq 0$	NaN



Computer Architecture :->

View - I

Based on the prog. storage, architecture is of 2 kinds -

i) Single m/m Architecture


(Vonn Neumann) -> ek hi m/m hoti hai.

ii) Multi m/m Architecture

(Harvard Arch.) -> ek se jada m/m hoti hai.

Vonn Neumann Arch. :- In this arch. user prog. is always required in the main m/m.

- Main m/m is a volatile m/m so we can load diff. application prog into main m/m.
- In this arch. CPU always executes the main m/m part of prog so that diff. applications prog are running on a same platform.



Instruction and data both are in same m/m.

Implemented as a unprocessed design

Eg :- 8085 -> 64 KB RAM


8086 -> 1 MB RAM

Used in Personal Computer Design.

Harvard Arch. :- In this arch., operational prog is stored in the Code M/m and data is stored in the data m/m separately.

Code M/m is a permanent m/m i.e. ROM. & data m/m is a volatile m/m i.e. RAM.

In this arch. CPU always executes the predefined prog in the code m/m on a diff. data elements.



instruction & data both are in diff. m/m.

Implemented as a Uncontrollable Design

Eg :- 8051 Uncontrollable

```
graph LR
    A[8051 Uncontrollable] --> B[4 KB - ROM]
    A --> C[128 B - RAM]
```

Used in the Intelligent system Design


Eg :- Embedded System

Note :- Comp Organisation shows the implementation of a Von-Neumann Architecture.

Block Diagram of a Computer :-

Comp S/m contains 3 fundamental components named as -

- 1) CPU [Central Processing Unit]
- 2) Memory [Storage Unit]
- 3) I/O [External Commⁿ Unit]



1) Memory Unit :- M/m is a storage element in the comp s/m.

- M/m chip is organized into a cells.
- Each cell is identified with a unique no. called as address.
- M/m chip recognises the control sigs to indicate the type of operation.
- Default cell size in m/m chip design is 8 bit :- in the m/m chip, data will be stored in a bitwise sequence.

Eg :- 64 KB

1 MB

256 MB

4 GB etc.

• 64 KB

↓
64K x B

↓
64K x 8

↓
cells in the chip i.e. 64K cells


↓
Addr bits

$\log_2 64k = 16$ bit address

cell size

{ # bits in the cell }

↓
8-bit data



CPU Unit :-

- It is a processing unit in a comp. s/m used to perform arithmetic & logical operations on a Word Formatted Data. Word length of a processor is depends on the no. of data pins in the CPU.
- Based on the word length, m/m interfacing will be adjusted to access the data from the m/m unit in a word wise sequence.

Eg :- 8 bit CPU interfaced with 1 cell of m/m space

16 bit " " " 2 " " " "

32 bit " " " 3 " " " "

64 bit " " " 4 " " " "

Note :- Data storage sequence in the m/m is byte wise.
Data accessing sequence is Word wise


IO Unit :-

Any device which is connected to a detachable ports of a CPU is called as peripheral device. Peripheral devices are of two kinds -

- 1) Input Devices
- 2) Output Devices

System Bus Design :-

- Bus is a commⁿ channel
- Characteristic of a bus is shared transmission media.
- Limitation of a bus is only one transmission at a time. ***
- A bus which is used to provide the commⁿ b/w the major components of a comp is called as s/m bus.



- S/m bus contain 3 categories of a lines used to provide the commⁿ b/w the CPU, M/m and IO name as -
 - 1) Address lines (BUS)
 - 2) Data lines (BUS)
 - 3) Control lines (BUS)

1) Address Lines :- These lines are used to convey the address to m/m and IO. Addr. lines are unidirectional.

Based on the width of an addr bus we can determine the capacity of a m/m system. i.e. In 8085

A15 - A0 A15 - A0

↓
16 Addr Lines

↓
2¹⁶ Cells

↓
64 K Cells

→ 64 KB

In 8086

A19 - A16 A15 - A0

↓
20 Addr Lines

↓
2²⁰ Cells

↓
1 M Cells

↓
1 MB

Data Lines :-

- These lines are used to convey the binary sequence b/w the CPU, m/m and IO so data lines are bidirectional. Based on the width of a data bus we can determine the word length of a CPU.

- Based on the word length we can determine the performance of a CPU is.

In 8085, $AD_7 - AD_0$

↓
8 Data Lines

↓
Word length = 8 bit

↓
Operations are performed on a 8-bit data format.

Similarly In 8086, $AD_{15} - AD_0$

↓
16 Data Lines


↓
Word length = 16 bit

↓
Operations are performed on a 16 bit data format.

Control Unit :-

- These lines are used to convey the control s/gs and timing s/g.
- Control s/gs indicates type of operation and timing s/gs are used to synchronize the m/m and IO operations with a CPU clock.

Note:- When there is a common bus, common control s/gs, & common address space is used b/w m/m and IO then there is a possibility of conflict (commⁿ problem) described below ---



CPU generates the m/m request

1000 $\overline{RD}$

1000 → AL'S
 $\overline{RD}$ → CL'S

Mem controller

IO controller

1000 - valid } M/m
 $\overline{RD}$ - valid } open

1000 - valid } IO
 $\overline{RD}$ - valid } open

} Conflict

To handle the above conflicts, bus configurations are used in the comp design. They are -

(i) IOP (Input Output Processor) $\rightarrow$ Bus is not common


(ii) Isolated - IO (IO-mapped - IO) $\rightarrow$ Control sig is not common

(iii) Mem - Mapped IO $\rightarrow$ address space is not common.

IOP $\rightarrow$ This configuration uses the common control s/gs and common address space but diff. buses for both m/m & IO.

- Additional h/w is required to manage the m/m bus and IO bus so it is expensive. $\therefore$ It is suitable in the high performance CPU design.

Isolated - IO $\rightarrow$ This configuration uses the common bus and common address space but diff. control s/gs for both m/m & IO.




IO/M H/w pin is used to implement the isolated - IO design.

IO/M	RD	WR	CS
0	0	1	MEMRD
0	1	0	MEMWR
1	0	1	IOR
1	1	0	IOWR

Memory Mapped IO $\rightarrow$ This configuration uses the common bus and common control s/g but unique address space for both m/m & IO. address space is shared to IO ports so limitation

Instruction Cycle :->

This concept describes the execution sequence of a user prog. It contains 2 subcycles — 1.) Fetch Cycle
2.) Execution Cycle




Eg :-> Instruction : LDA [2080] ; 3B long

-t : 1000

org 1000 ->

1000	LDA
1001	80
1002	20
1003	Next



IF :-> In this state CPU reads the instr from m/m based on Prog Counter

ID :-> In this state CPU enables the respective h/w based on the opcode to perform the operation.

OF :-> In this state, CPU reads the data based on the addressing modes.

PD :-> In this state, i/p data is processed on a enabled h/w.


WB :-> In this state, result will be placed into a destination based on the addressing modes.

Note :-> In the Von Neumann m/c (general purpose comp) prog will be executed instr by instruction in a sequence.

Performance Analysis :->

- Performance is an indirect measurement, depends on the execution time.
- Amount of the time required to complete the prog. execution is called as execution time.

Ex:-



- Prog execution time means CPU time, calculated based on the processor clock i.e. CPU Time = (# Seconds / prog).

$$\text{CPU Time} = \underbrace{\# \frac{\text{Instr}}{\text{prog}}}_{\substack{\text{no of} \\ \text{Instr count (IC)}}} * \underbrace{\# \frac{\text{cycles}}{\text{Instr}}}_{\substack{\downarrow \\ \text{CPI}}} * \underbrace{\# \frac{\text{seconds}}{\text{cycle}}}_{\substack{\downarrow \\ \text{Cycle Time}}}$$

execution time

$$\text{CPU Time} = \text{IC} * \text{CPI} * \text{Cycle Time}$$

Total CPU clock cycle for the program
CPS = $\frac{\text{Instruction Count}}{\text{Cycle Time}}$

In the prog, diff. instr. takes diff. time to complete.

$$\text{Prog ET} = \sum (\text{IC}_i * \text{CPI}_i) \text{ Cycle Time}$$

i = Type of Instr.

$$\text{CPI} = \frac{\sum_{i=1}^n (\text{CPI}_i * \text{IC}_i)}{\text{Instruction Count}}$$

IC_i → no of instruction of a particular category instruction

CPI_i → CPI of a particular category instruction

- Speed Up Factor is used to measure the performance gain.

ie. $S = \frac{\text{Performance}_x}{\text{Performance}_y}$

$$S = \frac{\frac{1}{\text{ET}_x}}{\frac{1}{\text{ET}_y}} = \frac{\text{ET}_y}{\text{ET}_x} = n$$

$$S = n \text{ where } n = \text{some const.}$$

System X will run n times faster than System Y.

Ques - Consider a hypothetical processor which supports instr design with opcode, 2-register operands and 1 m/m operand. CPU supports 200 instr, 32 registers and 256 mb m/m. How many bits are required to encode the instr. (instruction size).

Solution $\Rightarrow$ Instruction Design

opcode	Reg	Reg	M/M
$\log_2 200$	$\log_2 32$	$\log_2 32$	$\log_2 256 \text{ M}$
$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$
$\log_2 8$	$\log_2 5$	$\log_2 5$	$\log_2 2^8$
$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$
8 bit	5 bit	5 bit	28 bit

$$\text{Instr. size} = (8 + 5 + 5 + 28) \text{ bits} \\ = 46 \text{ bits}$$

Ques $\Rightarrow$ Consider in 16-bit hypothetical processor which supports 2 word instr. Instr contain opcode, 2 reg operands and 1 m/m operand. Processor contain 9 bit opcode and supports 24 registers. How much main mem is possible in the comp.

$$\text{Word size} = 16 \text{ bit} \\ \text{Instr. size} = 2 \text{ Words} \\ = 2 \times 16 = 32 \text{ bit}$$

Instruction Design


32 bit			
Opcode	Reg	Reg	M/M
9 bit	$\log_2 24$	$\log_2 24$	?
	$\downarrow$	$\downarrow$	
	$\log_2 5$		
	$\downarrow$		
	5 bits	5 bits	

$$\text{M/M address} = 32 - (19) = 13 \text{ bit}$$

$$\text{Mem size} = 2^{13} \text{ cells}$$

$$= 2^3 \cdot 2^{10} = 8 \text{ KB cells}$$

Ques $\rightarrow$ consider 32 bit hypothetical processor
 1 word instr. Instr. contain 3 reg operands, immediate operand
 along with a 7 bit opcode field. Processor supports 64 registers.
 What is the largest unsigned const possible in the instr.



- ① Smallest unsigned data = 0
- ② Largest " = $2^7 - 1 = 127$
- ③ Smallest signed data = $-(2^{7-1}) = -2^6 = -64$
- ④ Largest " = $+(2^{7-1} - 1) = +2^6 - 1 = 63$
- ⑤ # unsigned / signed const = $2^7 = 128 - 1 = 127$

Ques $\rightarrow$ A CPU has 24 bit instr. prog is stored in the m/m with a starting address of 300 decimal onwards. Which one of the following is a valid prog. counter.


Soln a) 400 b) 500 c) 600 d) 700

Soln $\rightarrow$ Instr size = 24 bit
 = 3B { 3 m/m cells are required }

I ₁ :	300	— 302
I ₂ :	303	— 305
I ₃ :	306	— 308
I ₄ :	309	— 311
I ₅ :	312	— 314

$\rightarrow$ valid PC is a multiple of 3.

Ques 8- Consider a hypothetical CPU which supports instr. with 9 bit opcode, 2 reg addr fields, m/m addr field and 17 bit immediate field. Processor supports 32 reg and 32 Mb m/m. Prog contain 100 instr. how much space is required to store the prog in Bytes.



$$\text{Instr Size} = (9 + 5 + 5 + 17)$$

$$= 36 \text{ bits} = \{ \text{occupies 8 cells of m/m space} \}$$

$$\text{space Required for 100 instr} = 36 \times 100 \times 8$$

$$= 800 \text{ B}$$

Ques 9- Consider a hypothetical processor which is operating with a 500 MHz clock freq, consumes 9 cycles for load instr., 7 cycles for ALU instr. & 4 cycles for branch instr. Relative frequencies of these instr. are 40%, 40% and 20% resp. What is the performance of a CPU in terms of MIPS (Million Instr. per Sec)

$$\text{Avg Instr ET} = \frac{\text{Time Req. for prog}}{\# \text{ Instr. in the prog}}$$

$$\text{clock time} \propto \frac{1}{\text{clk freq}}$$

$$\text{cycle time} = \frac{1}{500 \text{ MHz}} \text{ sec}$$

$$= 2 \text{ nsec}$$

$$= \frac{[(0.4 \times 9) + (0.4 \times 7) + (0.2 \times 4)] \times 2 \text{ nsec}}{(0.4 + 0.4 + 0.2)}$$

$$= 14.4 \text{ ns}$$

$$\therefore 1 \text{ instr take } \text{---} 14.4 \text{ ns}$$

$$\therefore \frac{1}{14.4 \text{ ns}} \text{ instr } \text{---} 1 \text{ sec}$$

$$\therefore \frac{1 \times 10^9 \text{ sec}}{14.4} = 0.0694 \times 10^9 \text{ sec}$$

$$= 69.4 \text{ MIPS}$$

Ques :- Consider 1.2 nsec clock cycle process which consumes 8 cycles for load and store instr. 4 cycles for ALU instr and 3 cycles for branch instr. Prog contain 60 load and store instr and 40 ALU instr and 50 branch instr what is the prog execution time.

Soln :- 1.2 nsec

$$\begin{aligned} \text{Prog ET} &= \sum (ICI * CPI) \text{ cycle time} \\ &= [(60 * 8) + (40 * 4) + (50 * 3)] 1.2 \text{ ns} \\ &= 948 \text{ nsec} \end{aligned}$$

View - 2 :-

Based on the performance, comp architecture is divided into 2 types

- 1) Low Performance CPU Design (General Purpose comp)
- 2) High Performance CPU Design (Super comp)

• High Performance arch. exploits the concurrency. Concurrency means two or more instr execution at a time.

• Acc to Flynn's classification, comp. architecture is of 4 kinds

named as -

- 1) SISD [Single Instr Stream & Single Data Stream]
- 2) SIMD [" " " Multiple " "]
- 3) MIMD [Multiple " " " " "]
- 4) MISD [" " " Single " "] X Not in Practice

Short Cuts :-

CU : Control Unit

PU : Processing Unit (ALU)

MU : M/m Unit


IS : Instr. Stream

DS : Data Stream

SISD :-

(No Concurrency)


Adding pipelining satisfies concurrency



Implemented as a Uniprocessor s/m Design

Eg :- 8085 μ p
8086 μ p

SIMD :-



{ Concurrency present }
by adding extra b/a

Implemented as an array processor system design


[Vector processor]

Ex. multiplication of
(MATRIX)

Eg :- Staran Processor


PEPE Processor

MISD :- (multiple instruction stream and single data stream)



This Architecture contains multiprocessors but 1 processor is in use at a time
This architecture is not yet employed.

MIMD :-



Concurrency present
↓
by adding extra hardware.

Implemented as a multiprocessor system design


Eg :- Coray Processor

Cyber Processor


Note: $\rightarrow$ In the SISD architecture, pipelining concept is used as an enhancement technique to improve the performance.

SISD with Pipeline $\rightarrow$

Pipelining decompose the prob statement into an independent sub-problems, assign them into an independent h/w, later connect h/w into a pipeline sequence i.e. 1st h/w o/p is connected as i/p f/p to 2nd h/w and so on.



Execution Sequence :-



Cycle Per Instruction (CPI) = 1

View - 3 :

[RISC Vs CISC]

Characteristics of RISC (Reduced Instr Set Computer)

- 1) It supports more registers. $\times$ all operation are done within the register of the cpu.
- 2) It supports less addy modes.
- 3) It supports fixed length instr.
- 4) It supports successful pipeline.
- 5) CPI = 1
- 6) It is a super comp.
- 7) It is used in the real time applications.

- 8) It is highly expensive processor.
- 9) It contains smaller insto. set.
- 10) It uses hard-wired control unit.

Eg:- Motorola Processor

Power PC

ARM (Advanced Risc M/c) Processor.

• Characteristics of CISC (Complex Insto set comp):-

- 1) It supports less registers.
 - 2) It supports more addr modes
 - 3) It supports variable length insto.
 - 4) It supports unsuccessful pipeline
 - 5) CPI $\neq 1$
 - 6) It is a general purpose comp.
 - * 7) It is used in the personal applications.
 - * 8) It is a less expensive processor.
 - 9) It contains larger insto set.
 - * 10) It uses micro prog control unit
- Eg:- Pentium Processor

Computer Organization :->

Comp. sys contains 3 fundamental components named as -

1) CPU

2) Memory

3) IO

1) CPU Organization :-

CPU contain 3 internal components used to process the instructions named as

1) Registers


2) ALU

3) Control Unit (CU)

1.) Registers :-

Register is an internal storage element of a CPU. Every CPU contains a minimum set of a mandatory registers described below ---

- 1.) PC : Holds the Instr. address
- 2.) IR : Holds the opcode (Instr. Reg)
- 3.) Acc : Holds the ALU i/p & ALU o/p
- 4.) TR : Holds the ALU 2nd operand (Temp Reg)
- 5.) MAR : Holds the mem. address connected to address lines of s/m bus
- 6.) MBR : Holds the mem. content, connected to data lines of s/m bus (MDR)
- 7.) SP : Holds the top of the stack address.
- 8.) Flag Register : Holds the status of an Instr.
- 9.) GPR : Holds the Data (General Purpose Reg)




Micro-Operation :->

- Micro-operation is a primitive or elementary operation in the base h/w
- One cycle based operation is name as a microoperation (micro operation takes 1 cycle to complete).
- Register to register transfer operation is a one kind of microoperation
- When the micro-oper. contain m/m reference then it takes more than one cycle to complete.
- Micro instruction may contain one or more micro operations. Micro-instr also takes one cycle to complete because all the microoperⁿ present in the micro instr is executing in parallel.
- Control s/gs are required to execute the microoperⁿ.

* Machine Instr : Mov R₀, R₁

Reg Transfer : $R_0 \leftarrow R_1$
Language (RTL)

H/W Design



Microoperation List : $T_1 : R_{out}, R_{in}$
↓
Micro Prog

Control signals

* Add R₀, [2000]

$R_0 \leftarrow R_0 + M[2000]$

H/W Design

Microoperⁿ List

Micro prog

Control s/gs

* MUL R₀, R₁

$R_0 \leftarrow R_0 \times R_1$

H/W Design

Microoperⁿ List

Micro Prog

Control s/gs

Control Unit :->

- CU is a brain of the CPU.
- Prerequisites of a CU design is -
 - i) How many control s/gs are present in the base h/w.
 - ii) How many instr are implemented in the base h/w.
 - iii) How many micro operations are required for each instruction.
 - iv) What are the control s/gs required for each microoperation, for each instr.

After finalising above requirements CU is implemented using following approaches -

1) Hard wired Approach

2) Micro Programmed Approach.

Hard Wired Control Unit :->

1) In this CU, control s/g is expressed in a SOP (Sum of Product) expression format.

2) Control expression is directly realised by the independent h/w called as hard-wired CU.

3) It is a fastest CU.

4) It is used in the real time applications.

5) Even a minor modification requires redesign and reconnection of a CU

Hence it is not flexible.

6) It is not suitable in the design and testing process (trials)



Hard Wired CU :-
 { "SOP Formatted CS" }

$$S_0 : T_1(I_1 + I_2) + T_2 I_1 + T_3(I_1 + I_3) + T_4(I_1 + I_3)$$

$$S_1 : \underbrace{T_1(I_1 + I_2 + I_3)}_{T_1} + T_2(I_2 + I_3) + T_3 I_1 + T_4(I_2 + I_3)$$

$$S_2 : T_1 I_2 + T_2 + T_3 I_2 + T_4 I_2$$

$$S_3 : T_1(I_1 + I_3) + T_2 I_3 + T_3(I_2 + I_3) + T_4(I_1 + I_3)$$



Ques 2 - Consider a hypothetical cu which supports following sequence of actions to ~~not~~ execute various insts.

I1

T1 : Xin, Yout, Zin

T2 : Xout, Yin, Zout_{in}

T3 : Xin, Yout

I2

T1 : Yout, Xin, Zout

T2 : Xout, Xin, Yin

T3 : Zout, Yin, Xin

I3

T1 : Xout, Yin

T2 : Xin, Zout, Yin

T3 : Yout, Xin

What is the control s/g for Xin s/g.


$$Xin = T1(I1 + I2) + T2(I2 + I3) + T3(I2 + I3)I1$$

Ques 3 - Consider the following control expression to generate the Ain signal in a hypothetical cu.

$$Ain = T1 + T2(I2 + I3) + T3 + T4(I1 + I4)$$

During the execution of I4 inst, in which ~~not~~ Ain s/g is disabled i.e. the h/w

$$Ain = T1 + T2(I2 + I3) + T3 + T4(I1 + I4)$$




Ans = T3

Micro Program Control Unit :->

- In this design control m/m is programmed with a micro programs.
- Control m/m is a permanent m/m i.e. ROM.
- In this design microsequence units is present to generate the μ instr address in a sequence.
- Control m/m contain CAR register used to hold the control m/m address and CDR register used to hold the control m/m content.
- In the control m/m, μ instr are stored in the following format.

← μ instr/control word format →

Branch Condition	Flag	Control Field (CF)	Control m/m address
------------------	------	--------------------	---------------------



Based on the style of representing the control sigs, μ instr is of 2 types -

- 1.) Horizontal μ instr.
- 2.) Vertical "



Based on the type of μ instr. programmed in the control m/m, CU is 2 types

- ① Horizontal μ programmed CU
- ② Vertical "

1.) Horizontal Microprogrammed CU :->

① # Control s/g's in H/w : $\{S_0, S_1, S_2, S_3\}$

② Decoded Binary form of a Control signal (cs)




③ μ instr Design :

(I₁) $T_1 : \{S_0, S_1, S_3\}$

$T_2 : \{S_0, S_2\}$

$T_3 : \{S_0, S_1\}$


$T_4 : \{S_0, S_3\}$



Stored into a ROM

④ Operational State :

(I₁) Read T_1 from ROM




Vertical $\Rightarrow$

① # CS's in H/w : $\{S_0, S_1, S_2, S_3\}$


② Encoded Binary : $\log_2 4 = 2 \text{ bit/cs}$
Form of a CS {Function code (Fc)}

FC	CS
00	S_0
01	S_1
10	S_2
11	S_3




③ Minstr Design :-


① $T_1 \{S_0, S_1, S_2\}$




$T_1 \{S_0, S_2\}$



$T_1 \{S_0, S_1\}$



$T_1 \{S_0, S_3\}$




↓

Stored into a ROM

④ Operational State

① Read T_1 from the ROM



Horizontal Vs Vertical

Horizontal (no decoder ckt) → so no delay

- In this design CS expressed in a decoded binary format.
- It supports longer control field.
- No need of external decoders to generate control sigs. Hence it is faster than vertical.
- It allows high degree of parallelism i.e. None are more than 1.
- It is a bit flexible compared with hard wired CU.
- It is not in practice because directly manage the decoding sig become messy complex.

Vertical (have decoder ckt) → have delay

- In this design CS is expressed in an encoded binary format.
- It supports shorter control field.
- Need of an external decoder to generate the control sigs. Hence it is slower than horizontal.
- It allows low degree of parallelism i.e. none are one.
- It allows easy implementation of new instructions. Hence is more flexible.
- It is used in the cisc comp so default upprog control unit is vertical CU.

Note: $\rightarrow$ Ascending order of a CU design

- a) in terms of speed is
 $\therefore$ vertical < horizontal < hardwired.
 b) In terms of flexibility is
 Hardwired < horizontal < vertical.

Ques: $\rightarrow$ Consider an hypothetical CU which supports 4k control word m/m. What is the size of a control word in bits and control m/m in bytes using -


- a) Horizontal programming
 b) Vertical

Soln: $\rightarrow$ a) Horizontal

$$\# \text{ CS's in H/w} = 64$$

$$\begin{aligned} \text{Decoded form of CS} &= 1 \text{ bit/CS} \\ &= 64 \text{ bits} \end{aligned}$$

instr design with
 Default "1 CS"



$$\text{HCW size} = 4 + 64 + 12 = 80 \text{ bits}$$


$$\begin{aligned} \text{HCM Size} &= 4 \text{ KCW} \\ &\downarrow \\ &4k \times \text{CW} \\ &4k \times 80 \text{ bits} \\ &\downarrow \\ &\left[\frac{4k \times 80}{8} \right] \text{ Bytes} \end{aligned}$$

b) Vertical

CS's in HW = 64

Encoded binary form of a CS = $\log_2 64 = 6 \text{ bit/CS}$ { FC }

μ Instr design with default 'yes'



view size = $4 + 6 + 12 = 22 \text{ bits}$

view size = $4k \text{ CW}$

$\downarrow$
 $4k \times \text{CW}$
 $\downarrow$
 $4k \times 22 \text{ bits}$
 $\downarrow$
 $\left(\frac{4k \times 22}{8} \right) \text{ Bytes}$

Ques: A μ progd CU supports 400 control s/gs, μ instr is designed in such a way that 4 sequence s/gs are active. What is the size of a control field in the μ instr.

CS's in HW = 400

Encoded binary form = $\log_2 400 = 9 \text{ bits/CS}$ (FC)

μ instr design with 4 CS

Group	G11	G12	G13	G14	G15
CS	1	10	20	30	40

Mutual Exclusive $\rightarrow$ everyone supporting horiz and vertical but one at a time.

Groups as horizontal

BC	Flag	G11	G12	G13	G14	G15	CM Addr
-	-	1 bit	10 bit	20-b	30-b	40-b	-
101 bit							

Groups as Vertical

BC	Flag	G11	G12	G13	G14	G15	CM Addr
-	-	$\log_2 1$	$\log_2 10$	$\log_2 20$	$\log_2 30$	$\log_2 40$	
		1 bit	4 bit	5 bit	5 bit	6 bit	
21-bits							

$$\# \text{ bits saved} = 101 - 21 = 80$$

Memory Organization $\rightarrow$

$$\text{Performance} \propto \frac{1}{\text{Access Time}}$$


Types:- Based on the style of accessing the s/m supported memories, m/m orgⁿ is of 2 types -

- 1) Simultaneous Access. m/m orgⁿ
- 2) Hierarchical Access m/m orgⁿ

Simultaneous Access $\rightarrow$

In this orgⁿ, CPU, directly connected to all the levels of memories but accessing the m/m's in a sequence i.e. when there is a Mis in level 1 m/m then CPU directly access the data from level 2 m/m without copying into level 1.

When there is a MIS in level-2 m/m then CPU directly access the data from level-3 m/m without copying into level 2 and level 2 and so on.



Here $H_1, H_2, \dots, H_n$ are the Hit ratios of respective m/m's.

$$\text{Hit Ratios} = \frac{\# \text{ Hits}}{\text{Total \# access}}$$

$$H: \{0 \text{ to } 1\}$$

$T_1, T_2, \dots, T_n$ are the access times of a respective m/m's.

~~Amount~~ Amount of the time required to access one word of data from the m/m is called as Avg Access Time (T_{avg})

$$T_{avg} = H_1 T_1 + (1 - H_1) H_2 T_2 + (1 - H_1)(1 - H_2) H_3 T_3 + \dots + (1 - H_1)(1 - H_2) \dots (1 - H_{n-1}) H_n T_n$$


$$1 \text{ Word} \dots T_{avg}$$

$$? \# \text{ Words} \dots 1 \text{ sec}$$

$$\eta_{mem} = \frac{1}{T_{avg}} \text{ Words/sec}$$

2) Hierarchical Access :-

In this system CPU always access the data only from the level 1 m/m. When the operⁿ is MIS in level 1 then the respective data block will be transferred from highest levels to level 1 m/m, later CPU access the data only from the level 1 m/m.



Ex-1- Prog :-

I_1 : Data (L2 m/m)

I_2 :

I_3 : Data

I_4 :

I_5 : Data

I_6 :

I_7 : Data

I_8 :

I_9 : Data

Reuse
'I1'
Data

Simultaneous

I_1 : ML1, T2

I_3 : ML1, T2

I_5 : ML1, T2

I_7 : ML1, T2

I_9 : ML1, T2

Total Time

$$= 5T_2$$

$$= 5 \times 10$$

$$= 50ns$$

Hierarchical

I_1 : ML1, (T2 + T1)

I_3 : ML1, T1
 I_5 : ML1, T1
 I_7 : ML1, T1
 I_9 : ML1, T1

} Locality
of
Reference

$$\text{Total Time} = (1 \times T_2) + 5T_1$$

$$= 10 + 10$$

$$= 20ns$$

L1 M/m $\rightarrow 5ns$

L2 M/m $\rightarrow 10ns$

Note :- In the hierarchical m/m design, avg accessing time is minimised because of locality of reference.

• Locality of reference means CPU performs the operations on a reusable data space. It is of 2 types -

① Temporal Locality : Means CPU refers the same word again and again in a near future.

② Spatial Locality : Means adjacent words in the same block is referenced by the CPU in a sequence.

• To satisfy the above locality of references, we need to transfer the data from higher level to lower level in a blockwise where block contain multiple words.

Note :- When the question contain hierarchy word or hierarchy meaning or cache m/m word then use hierarchical s/m otherwise use simultaneous s/m.

Ques :- In a 2 level m/m orgⁿ, level-1 m/m is 8 times faster than level-2 m/m and its access time is 40ns less than the avg access time. Let level-1 m/m access time is 30ns, what is the hit ratio.

Soln :- L₁ → H₁, T₁
L₂ → H₂, T₂
H₂ = 1

Simultaneous Orgⁿ

$$S = \frac{T_2}{T_1}$$

$$8 = \frac{T_2}{T_1} \Rightarrow T_2 = 8T_1$$

$$T_1 = T_{avg} - 40ns$$

$$T_{avg} = T_1 + 40ns$$

Let $T_1 = 30ns$; $T_{avg} \neq 30ns + 40ns \neq 70$

then $T_2 = 8 * 30ns = 240ns$

$$T_{avg} = 30 + 40ns = 70ns$$

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 T_2$$

$$70 = (H_1 * 30) + (1-H_1) * 1 * 240ns$$

∴ H₁ = 0.81 ✓

30ns 5ns
T₁ = 30
T₂ = 240
T_{avg} = 70
T_{avg} = 40 = 240
T_{avg} = 280
T_{avg} = H₁T₁ + (1-H₁)H₂T₂
70 = 30H₁ + (1-H₁) * 240
70 - 30H₁ = 240 - 240H₁
210H₁ = 170
H₁ = 170/210 = 0.81

Ques :- In a 2 level hierarchical m/m orgⁿ, level-1 m/m access time is 100ns and its hit ratio is 80%. Level-2 m/m access time is 500ns. What is the avg access time of a m/m s/m.

Hierarchical Orgⁿ

L₁ → H₁, T₁ { H₁ = 80% ; T₁ = 100ns }

L₂ → H₂, T₂ { H₂ = 1 ; T₂ = 500ns }

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2 + T_1)$$

$$T_{avg} = 200ns$$

$$= 0.8 * 100 + 0.2 * 1 * 500$$

Ques :- Consider the following m/m orgⁿ specifications

Level	Access Time	Hit Ratio
1	100 ns	0.7
2	500 ns	0.9
3	800 ns	1

If the referred data is not in L1 then transfer it from L1 to L2. If not in L2 then transfer it from L3 to L2 and L2 to L1. What is the avg access time of m/m s/m. (nothing but hierarchical s/m)

Hierarchical s/m

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2 + T_1) + (1-H_1)(1-H_2) H_3 (T_3 + T_2 + T_1)$$


$$= 0.7(100) + (1-0.7) 0.9(600) + (1-0.7)(1-0.9) 1(1400)$$

$$= 274 \text{ ns}$$

Memory Hierarchy Design :→

In the comp design, m/m s/m is organised using hierarchical principles. Acc to a hier. m/m design, s/m supported m/m standards is as follows —


Levels :	1	2	3	4
Name :	Register	Cache M/m (CM)	Main M/m (MM)	Secondary M/m (SM)
Typical Size :	< 1KB	< 16MB	< 16GB	> 100GB
Implementation :	Customised Multiports	SRAM (flip-flops)	DRAM (capacitors)	Magnetic
Access Time :	(0.25 - 0.5)	(0.5 - 25)	(80 - 250)	(5000000)
Band Width :	(20000 - 1,00,000)	(5000 - 10000)	(1000 - 5000)	(20 - 150)
Managed by :	complex	Hardware	OS	OS
Backed by :	CM	MM	SM	Compact Disc (CD)




Bottom Top Approach of m/m Hierarchy states that -

- ① Capacity ↓
- ② Access Time ↓
- ③ Performance ↑
- ④ Cost/bit ↑
- ⑤ Expensive

Acc to m/m hierarchy design, accessing sequence of a s/m supported m/m's is as follows - * S/m without hierarchy structure



* S/m With Hierarchy Structure



$$T_{avg} = H_c T_c + (1 - H_c) H_m (T_m + T_c) + (1 - H_c)(1 - H_m) H_m (T_s + T_m + T_c)$$

Virtual Memory :-

① Virtual M/m concept gives the illusion (imagination) to the user that execute the huge application prog on a small amount of the main m/m space.

② Virtual m/m concept is used to increase the addr space

③ Virtual m/m concept states that use the sec. m/m to store user prog, later transfer the prog from sec m/m to main m/m in a page-wise sequence to execute the user prog. (Job jomrat hagi to transfer karenge)


④ Virtual m/m concept is implemented by using the following techniques -

- 1.) Paging — Fixed Partition
- 2.) Segmentation — Variable n

Paging :- Acc. to a m/m hierarchy design, data will be transferred b/w sec m/m to main m/m in the form of pages so both of the m/m's are organised into a pages based on the page size.

$$\text{no. \# Pages in sec. m/m} = \frac{\text{Sec m/m Size}}{\text{Page Size}}$$

$$\text{no. \# Page (frames) in m/m} = \frac{\text{MM Size}}{\text{Page Size}}$$



{ MM → Main m/m
SM → Sec m/m

$$\# \text{ Frames} = \frac{4K}{1K} = 4$$

(Kounsa page)
↓
Page number

0	00	1 KB
1	01	1 KB
2	10	1 KB
3	11	1 KB

one page

$$\# \text{ Pages} = \frac{8K}{1K} = 8$$

(Kounsa frame)
↓
frame no.

000	1 KB
001	1 KB
1	1 KB
1	1 KB
111	1 KB

one frame

main memory ko me
no of pages ko frame
Kahte hai

Address Formats :-

Main M/m size : 4 KB


↓
4K × B

↓
 $\log_2 4K$

↓
 $\log_2 2^{12}$

↓
12 bits

{ Physical Addr }



Kounsa frame

Frame No.

Page Offset

↓
 $\log_2 \# \text{ frames}$

↓
 $\log_2 \text{ page size}$

↓
 $\log_2 4$


↓
 $\log_2 1K$

↓
2 bit

↓
10 bit

→ Logical address related to sec. memory and physical address is related to main memory.

SM Size : 8KB
 $\downarrow$
 8K x 1B
 $\downarrow$
 $\log_2 8K$
 $\downarrow$
 $\log_2 2^{13}$
 $\downarrow$
 13-bits
 Address
 { Logical }
 Address



Mapping Process :-

Process of transferring data from sec m/m to main m/m is called as Mapping. Mapping process is controlled by operating s/m (OS). OS maintains page table in the main m/m to indicate the relationship b/w page no. and frame no. (mapping status).

* Page table contain several entries which depends on the no. of pages in sec m/m. Each entry contain frame no.

Page Table $\Rightarrow$

000	11
001	
010	
011	01
100	00
101	
110	10
111	

frame no. $\Rightarrow$


MM
00 P4
01 P3
10 P6
11 P0

data (frame)

* $\downarrow$ $\downarrow$
 Page No. Frame No. *

Accessing Sequence :-


Accessing Sequence :-



- CPU generated logical address is interpreted as - $\boxed{P} \boxed{d}$ format.
- Based on the p-value, respective entries will be enabled in the page table.
- When the enabled entry contain frame no. then operation become page hit. so physical address is formed by taking the frame no. from the page table.
- Physical address is interpreted as $\boxed{f} \boxed{d}$ format.
- Based on a f value, respective frame is enabled in the main m/m so CPU will be accessing data from main m/m page offset d value.

Page Fault Service :-

- When the enabled page table entry is empty then the operⁿ is page fault.
- When page fault occurs CPU generate trap sig to OS to demand the page called demand paging.
- OS find out the resp. page in sec. m/m, transfer to main m/m based on the CPU demand. (existing page ko new page se replace krte hai jiski hum ab zarurat hai)
- In this process OS uses the replacement policies to replace the main m/m data when the main m/m is full. They are -
 - 1) FIFO : (First in First Out)



Replace the page having longest time stand.

② LRU (Least Recently Used) :

Replace the page present in m/m longest time without reference.

③ Optimal Replacement :

Replace the page which is not required in the future as required in the future after a long duration.

• This policy is not in the use because CPU unable to identifies the future references in advance.

• After the data transmission, as updates the

page table. Later s/g to CPU.

• Let, P is a page fault rate,

S is a page fault service Time

T_m is main m/m access time.

then, Effective M/m time calculated as

$$EMT = (P \times S) + (1 - P) T_m$$

Ques 87 Consider a hypothetical sm which supports 28 bit logical address space & 24 bit phy. addr space. m/m sm is organised into a 64k pages.

① No. of pages in sec m/m

② " " frames in main m/m

③ Show the addr format.

④ Page table size

Soln ① sm = 28 bit logical addr. = 2^{28} cells


Pages = 256 MB

$$\# \text{ pages in sm} = \frac{256 \text{ M}}{64 \text{ k}} = \frac{2^{28}}{2^{16}} = 2^{12}$$

$$\text{Main m/m size} = 2^{24} \text{ cell} = 16 \text{ MB}$$

$$\# \text{ frames} = \frac{\text{MM Size}}{\text{Page size}} = \frac{16 \text{ M}}{64 \text{ k}}$$

$$= \frac{2^{24}}{2^{16}} = 2^8$$



Ques 10 In a virtual m/m s/m design page fault rate is 85%. Page fault service time is 1000 ns. MMU accessing time is 100 ns. What is the effective m/m access time.

Ques: Consider 4 frames main m/m initially empty with the following page references 4, 5, 7, 12, 4, 5, 13, 4, 5, 7. Identify the hit ratio and the no. of page faults in the m/m s/m using -

① FIFO ② LRD ③ Optimised Replacement.

Hits

① FIFO :-

4	13
8	4
7	5
12	7


4-M
5-M
7-M
12-M
~~4-Hip~~
~~5-Hip~~
13-M
4-M
5-M 7-M

$$\text{Hit ratio} = \frac{\# \text{ Hits}}{\text{Total \# access}}$$
$$= \frac{2}{10} = 0.2$$

Page faults = 0

② LRU {Always place the recent entries on the top}

4, 5, 7, 12, 4, 5, 13, 4, 5, 7




$$H = \frac{4}{10}$$

$$H = 0.4$$

page faults = 6

③ Optimal : [sequence]




$$H = \frac{5}{10} = 0.5$$

page faults = 5

Cache Memory :-


Cache m/m is an intermediate m/m b/w the CPU and main m/m, used to hold the image of a main m/m data so CPU will be accessing the main m/m data from the cache m/m within a less amount of the time. ∴ speed gap is synchronised b/w CPU and main m/m.



Acc. to a m/m hierarchy design, data will be transferred from MM to CM in a form of blocks so both of the m/m's are organised into a blocks based on the block size.

$$\# \text{ block in MM} = \frac{\text{MM Size}}{\text{Block Size}}$$

$$\# \text{ blocks (lines) in CM} = \frac{\text{CM Size}}{\text{Block Size}}$$




CM Design

8B CM with 8B blocks


Before organization

8B → CM



After organization

$$\# \text{ lines (N)} = \frac{8}{2} = 4$$




MM Design

16B MM with 2B Block


Before Orgⁿ

16B → MM




After Orgⁿ

$$\# \text{ Blocks} = \frac{16}{2} = 8$$



Addr Format :-



Ques: → Consider a comp sys with a 32 KB cache organized into a 64 B blocks. CM data is a subset of 2^{28} Bytes m/m space. Calculate following

- ① No. of blocks in MM.
- ② No. of lines in CM
- ③ Show the address formats.

Soln: → MM capacity = 2^{28} Bytes
 CM " = 32 KB
 Block Size = 64 B

$$a) \# \text{ Block in MM} = \frac{\text{MM Size}}{\text{Block Size}} \\ = \frac{2^{28}}{64} = \frac{2^{28}}{2^6} = 2^{22}$$

$$b) \# \text{ lines in CM} = \frac{\text{CM Size}}{\text{Block Size}} \\ = \frac{32 \text{ K}}{64} = \frac{2^{15}}{2^6} \\ = 2^9$$

c) Cache Size = 32 KB
 $\downarrow$
 32 K x B
 $\downarrow$
 $\log_2 2^{15} = 15 \text{ bit addy}$
 ← 15 bit Cache Index →

LO	WO
----	----

 $\downarrow$
 $\log_2 2^9 = 9 \text{ bit}$
 $\downarrow$
 $\log_2 64 = 6 \text{ bit}$

MM Size = 2^{28} B

Address Size = 28 bit

← 28 bit → phy addres.

tag	WO
-----	----

$\downarrow$ $\downarrow$
 $\log_2 2^{28} = 28 \text{ bit}$ $\log_2 64 = \log_2 2^6 = 6 \text{ bit}$

Mapping Process :->


Process of transferring the data from main memory to CM is called as mapping. During mapping, data block will be transfer to cache along with a complete tag so extra space is reserved in the cache design used to hold the MM tag information called as Tag Directory.

$$\text{Tag Directory (tag m/n) size} = \# \text{ lines in CM} * \# \text{ tag bits in the line}$$

In the cache design 3 types of mapping functions are used to map the data name as (i) Direct Mapping (ii) Associative Mapping (iii) Set Associative Mapping.

1) Direct Mapping :->

In this technique MOD Function is used to map the data.





- 0 Mod 4 = 0
- 1 Mod 4 = 1
- 2 Mod 4 = 2
- 3 Mod 4 = 3
- 4 Mod 4 = 0
- 5 Mod 4 = 1
- 6 Mod 4 = 2
- 7 Mod 4 = 3


mod function gives remainder

$$\begin{array}{r} 4 \overline{) 7} 1 \\ \underline{4} \\ 3 \end{array} \leftarrow \text{rem}$$

Above function shows the relationship b/w MM block and CM line so address binding is



$$\begin{aligned} \text{Tag Directory Size} &= \# \text{ lines in CM} * \# \text{ tag bit in the line} \\ &= 4 * 1 \text{ bit} \\ &= 4 \text{ bits} \end{aligned}$$



MM Block	Direct-Map	CM line
B0[000]	$K \text{ MOD } N = i$ $0 \text{ MOD } 4 = 0$	line 0
B7[111]	$7 \text{ MOD } 4 = 3$	line 3
B4[100]	$4 \text{ MOD } 4 = 0$	line 0

Note $\Rightarrow$ In direct cache design, explicit replacement policies are not required to replace the data because every MM block is having fixed location in CM.

Accessing Sequence :- Machine Instr :-

LDA [1001]

$\downarrow$
CPU generates m/m Request


1001 RD

$\downarrow$
Direct CM

$\downarrow$
Addr Format

tag	LO	W/O
1bit	2bit	1bit

1 00 1




- CPU generated m/m request is initially refereed in cache m/m.
- Direct cache controller interprets the request as $\boxed{\text{tag} | \text{LO} | \text{WO}}$ format.
- Based on the line offset, the respective line is enabled in the cache m/m.
- Existing tag in the enabled line is compared with a CPU generated tag. When both matches occur become hit. so CPU will be accessing the data from CM based on word offset otherwise occur become Miss. so the respective data block is transferred from MM to cache using mapping function.

Note :- Limitation is every cache line is capable to hold only one block (tag) at a time. $\therefore$ No. of conflict misses will be increases.

- When the CPU frequently refer the multiple blocks which are mapped into a same cache line then the cache blocks are continuously swapping so hit ratio will be falling down. This phenomenon is called as Thrashing, described below. (They book)

• MM Block reference : B0, B4, B0, B4, B0, ...

• Direct CM is empty




{ Thrashing }

Note :- To handle the thrashing problem alternative cache design is required

1) Associative Cache : This cache is designed without address called as content addressable m/m. In this cache sequence function is used to map

Limitation in this cache is Tag Directory size increases and search time is included in the avg access time.



B0 - M ; Sequence
(Anytime)

B4 - M

B0 - Hit

B4 - Hit

B0 - Hit

2) Set Associative Cache :-

- This cache to compromise the disadu. in the direct and associative cache designs.
- In this orgzⁿ, lines are grouped into sets to accommodate more than one block in the set at a time.

$$\text{No. of sets (S)} = \frac{N}{P\text{-way}}$$

N = # lines in CM

P = # lines in the set

This cache used the Mod function to map the data i.e.


$$K \text{ Mod } S = i$$

K = Main mem block no.

S = # sets in CM

i = CM set no.

- This cache uses the FIFO or LRU policies to replace the data when the set is full.



B0 - M ; $0 \text{ Mod } 2 = 0$

B4 - M ; $4 \text{ Mod } 2 = 0$

B0 - H

B4 - H

B0 - H

2 way set associative cache :

$$\# \text{ sets (S)} = \frac{4}{2} = 2$$

Writing Policies :- When CPU performs write operation then only CM block is updated. The corresponding block is not updated in MM so some address contain diff values at diff places. This kind of data inconsistency

problem in the m/m is called as Coherence.

To handle the above prob, updating techniques are used in m/m design.

These are of 2 types.

① Write Through

② Write Back

• In a Write Through protocol, CPU performs the simultaneous write operation in both CM & MM so no coherence.

• In a Write Back protocol, CPU write back the CM block into MM before replacement when the update width is set so updates are copy back into MM before replacement hence data is safe.

Ques → Consider a 32 KB direct mapped cache organised into a 32 Byte blocks. CPU generates 32 bit physical address to access the data. Show the address binding.

Soln → Direct Map



CM Size = 32 KB

Block Size = 32 Bytes

Addr size = 32 bit

{MM Addr}

$$\# \text{ lines} = \frac{32 \text{ K}}{32} = 1 \text{ K}$$



$$\begin{aligned} & \log_2 1 \text{ K} \\ & = 10 \text{ bit} \end{aligned}$$

$$\begin{aligned} \{ \text{Tag Directory} \} &= \# \text{ lines in CM} \times \# \text{ tag bits in line} \\ &= 1 \text{ K} \times 17 \text{ bit} \\ &= 17 \text{ K bits} \end{aligned}$$

① Disc Capacity = $(32 \times 2 \times 128 \times 256 \times 512 \times 2) \text{ KB}$ → both sides

$$= 64 \times 128 \times 256 \times 512$$

$$= 2^6 \times 2^7 \times 2^8 \times 2^9$$

$$= 2^{30} \text{ B}$$

$$= 1 \text{ GB}$$

② a) Seek Time = 8.4 ms

Transfer Time

b) Rotational Latency $\propto$ depends on Rotational speed

9800 revolution — 1 min (60 sec)

1 revolution = $\frac{60}{9800} \text{ sec} = 6.12 \text{ msec}$

$\therefore$ Avg Rotational Latency

$$= \frac{1}{2} \text{ revolution}$$

$$= \frac{1}{2} \times 6.12 \text{ ms} = 3.06 \text{ ms}$$

c) Transfer Time : depends on rotational speed

1 revolution time — 1 track (256 sectors)

? time — 1 file (32 sectors)

1 sector — 512 B

? # sectors — file (16 KB)

$$\Rightarrow \frac{16 \text{ K}}{512} \Rightarrow \frac{2^{14}}{2^9} = 32$$

$$\Rightarrow \frac{32 \times 6.12 \text{ ms}}{256} = 0.765 \text{ ms}$$

$$\therefore T_{\text{avg}} = (8.4 + 3.06 + 0.765 + 0) \text{ ms}$$

$$= 12.22 \text{ ms}$$

③ Random sectors Accessing requires adjustment for every sector

1 revolution time — 1 track {256 sectors}

? time — 1 sector

$$\Rightarrow \frac{6.12 \text{ ms} \times 1}{256} = 0.02 \text{ ms}$$

$$T_{\text{avg}} = (8.4 + 3.06 + 0.02 + 0) \text{ ms} \times 100 = 1148 \text{ ms}$$

(Sector Access Time)

256×512
1 Rev $\rightarrow 256 \times 512$

$$\left\{ \frac{16 \text{ KB} \times 2^{14}}{512 \text{ B} \times 2^9} = 2^5 = 32 \right\}$$

$$\frac{16 \text{ KB}}{512} = 32$$

$$6.12 \text{ ms} \rightarrow 1 \text{ track} = 256 \text{ sectors}$$

$$1 \text{ sec} \rightarrow \frac{6.12 \times 2}{256} = 0.02 \text{ ms}$$

Accessing Sequence :-

- CPU initialises the IO interface along with IO command. Later busy with other useful task.
- IO interface control logic interprets the IO command and enables the operation. Based on the speed of an IO device consume the time to prepare the data later transfer to a interface buffer.
- When data is in the buffer then IO interface generate interrupt s/g to CPU and waiting for acknowledgment s/g.
- After receiving ACK s/g interface buffer content will be transfer to a CPU with high speed.

• Diff IO interface chips used in the comp design is -

- 8255 PPI (Prog Peripheral Interface)
- 8251 USART
- 8254A Int Controller
- 8237/57 DMA

File System :-




File is a collection of logically created entities. In the personal comp data base is organised in a form of file s/m. All the files are stored in the sec. storage component i.e. Hard Disc.

Hard Disk Structure :-

- Hard Disk is a direct access electro magnetic storage component.
- Hard Disk contain a bunch of magnetic coated platters used to store data.
- Each platter contain 2 surfaces.
- Each surface contain set of concentric circles called as Tracks.

- In the Hard Disk structure, cylinder is formed by connecting the same track no. in all the surfaces.

Hard Disk with 4 platters and 8 surfaces



→ yah ek hi disc or
ek side hai ki
Two surfaces.

Hard Disc with 2 platters
and 4 surfaces.

④ Disk Transfer Rate :-

Surface Rate $\Rightarrow$

1 revolution time — 1 track data (256 * 512 B)

1 sec — ?

$$\Rightarrow \frac{256 * 512 \text{ B}}{6.12 \text{ ms}}$$


$$\Rightarrow \frac{256 * 512}{6.12} * 10^3 \text{ Bytes/sec}$$

$$\begin{aligned} \therefore \text{Disk Rate} &= \# \text{ surfaces in disk} * \text{surface rate} \\ &= 64 * \frac{256 * 512}{6.12} * 10^3 \text{ B/sec} \\ &= 1370607.5 * 10^3 \text{ B/sec} \\ &= 1370.68 \text{ MBPS} \\ &= 1.37 \text{ GBPS} \end{aligned}$$

Overview of Operating System Concepts :-

Comp. s/m contain 4 layers of an abstraction -

- 1) Hardware.
- 2) O.S.
- 3) S/m & Application Prog.
- 4) User



Defn:- Operating s/m is an interface b/w the user and h/w.

OS acts as a resource allocator, used to allocate the h/w resources to a user application prog (CPU time, m/m space and IO space)

- OS controls and coordinates the efficient use of a HW resources among the multiple user application prog.

Batch OS :-

- This OS allocates the main m/m prog to the CPU in sequence.
- When prog-1 requires the IO job during its execution then OS allocates the IO space to prog-1 so CPU will be idle until IO job is completed.
- Limitation in this OS is CPU idleness is more.

Multiprogramming OS :-

- This OS also allocates the CPU time to a main m/m prog in a sequence.
- When the prog-1 require IO job during the execution then OS allocates the IO space to prog-1 and immediately schedule the the next prog to CPU :- CPU is not in idle state.

- Limitation is single user may keep the CPU into a busy state for a long time :- users idleness is more.

Multitasking OS (Time Shared OS) :-

This OS maintains the fixed time quantum to share the resources among the application prog. It uses the efficient context switching based on the time quantum. So CPU and user idleness is eliminated.

Real Time OS :-

This OS is used in the s/m centric applications to satisfy the deadlines

It is of 2 kinds -

- 1) Hard Real Time OS :- Deadlines are critical.

Eg :- Aircraft Simulation
Weather Forecasting s/m etc.

- 2) Soft Real Time OS :- Deadlines are nominal.

Eg :- Banking s/m.

Process Management :-

* Defn :- Prog under execution is called as process. All the processes are stored in the main m/m.

* Attributes :- Set of attributes are assign to a process during its execution.

They are - 1) Process ID

- 1) Process id (Pid)
- 2) Process State (PS)
- 3) Prog. counter (PC)
- 4) Priority
- 5) General Purpose Reg (GPR)
- 6) List of open files (LOF)
- 7) List of open services (LOD)

- Process attributes list is called as process context.
- Process context is stored in the process control block (PCB)
- Every process has its own PCB.

Ex:- Process '0' contain PCBO

Pid	PS
PC	Priority
GPR	LOF
LOD	-

Process States :-

- ① New State :- Process Under Creation
- ② Ready State :- Process is in Main mem space.
- ③ Running state :- Process is in CPU space.
- ④ Wait/Block state :- Process is in IO space.
- ⑤ Suspend Ready state :- Suspend the process into this state later resume to ready state when mem is full.
- ⑥ Suspend wait (or) Suspend Block state :- Suspends the process into this state later resume to wait state when IO is BUSY.
- ⑦ Termination :- Process Completed.

~~Suspend Ready~~

~~New~~


~~Ready~~

~~Running~~

~~Termination~~



Process Life Cycle



TQ : Time Quantum

OS contain 3 kinds of schedulers used to manage the process life cycle.

③ Completion Time (CT) :- The time when the process is completed.

④ Turn Around Time (TAT) :- $TAT = CT - AT$

⑤ Waiting Time (WT) :- $WT = TAT - BT$

CPU Scheduling :- Time in which proc is inside queue and did not get CPU time.

Diff scheduling policies are used in the short term scheduler (STS) to minimise the TAT and WT of the processes.

They are -

1) FCFS (First Come First Serve)

Criteria : AT (Arrival Time)

Mode : Non Preemption

[One after other]


Perm.

Note :- If AT matching then schedule the lowest Prid Process.

Ques :- Consider the foll. process table :-

Pid	AT	BT
1	3	1
2	1	2
3	2	8
4	0	6
5	3	4

What is avg waiting time using FCFS?



Soln :- Gantt chart [chart always starts from 0]

P4	P2	P3	P1	P5	
0	6	8	16	17	21

CT TAT
(CT-AT) WT
(TAT-BT)

P1 : 17	14	13
P2 : 8	7	5
P3 : 16	14	6
P4 : 6	6	0
P5 : 21	18	14

$$\therefore \text{Avg WT} = \frac{13+5+6+0+14}{5}$$

$$\text{Avg TAT} = \frac{\text{Total TAT}}{\text{no of process}}$$

Ques:-

Pid	BT
1	20
2	30
3	10

What is avg WT using FCFs ?

Soln:- When AT not given then assume all are arrived at same AT = 0

	P1	P2	P3
0	20	50	60

CT	TAT	WT
	CT-AT	TAT-BT
20	20	0
50	50	20
60	60	50

$$\% \text{ Avg WT} = \frac{0+20+50}{3} = \frac{70}{3} \neq$$

2. Shortest Job First (SJF):-

Criteria : BT

Mode : Non-Preemption
[One after other]

Remb.

Note : If BT matching then schedule lowest AT process.

Ques:-

Pid	AT	BT
1	2	8
2	1	4
3	2	8
4	1	12
5	3	2

What is avg WT using SJF






Chart (starts with 0)



Idle



	CT	TAT	WT
P1:	15	13	5
P2:	5	4	0
P3:	23	21	13
P4:	35	34	22
P5:	7	4	3

3) SRTF (Shortest Remaining Time First) :-

Criteria : BT
 Mode : Preemption
 Time Quantum : 1 → Always.

Note :- If BT matches then schedule lowest AT process.

Que :-

Pid	AT	BT
1	3	2/1
2	2	4/
3	1	2/1 2/3
4	2	1/ kill
5	4	3/

What is avg WT using SRTF

④ Round Robin:

Time quantum = 3



Mode : pre-emption

Criteria → Time quantum, AT, BT

Process	AT	BT
P ₀	0	7
P ₁	2	4
P ₂	4	1


Chart { starts with 0 }

Idle




quantum = 3 msec (every process will execute for 3 msec)

gantt chart:



	CT	TAT = CT - AT	WT = TAT - BT
P1	5	5 - 3 = 2	0
P2	12	12 - 2 = 10	6
P3	35	35 - 1 = 34	10
P4	3	3 - 2 = 1	0
P5	8	8 - 4 = 4	1

Queue :-



Networking Principles :-

Interconnection among the n/ws used to share the information and the resources is called as comp n/w.

Types : Based on the distance, n/ws are categories into 5 types -

1) Personal Area Network (PAN) : System wide.

Eg :- CPU to Printer N/w.

2) Local Area Network (LAN) : Campus wide.

Local Administrator required to manage the N/w.

Higher Bandwidth.

3) Metropolitan Area N/w (MAN) : City wide

4) Wide Area N/w (WAN) : Country wide


• Internet service providers required.

• Lower Bandwidth.

5) Internet : Planet wide.

Topologies :-


1) Bus Topology :- In this structure all the components are connected to same cable (single wire).




Adv : Less cabling

Disadv : If cable damaged then entire n/w is damaged.


2) Star Topology :- In this structure all the components are connected to a central element. It requires more cabling, if any cable damaged then the corresponding component does not work so it's no effect on entire n/w.



3) Ring Topology :- In this str. every component in the n/w is connected to adjacent components. If any cable is damaged then the commⁿ is takes place in opposite dir. It takes more permutations to find out fault.




4) Mesh Topology :- In this str. every component is directly connected to other components in the n/w. It is suitable to establish the small n/w. It increases the throughput (workdone). When the n/w contain n components then each component have $n-1$ edges.




ISO-OSI Reference Model :->

It is a standard commⁿ model, contain 7 layers of protocol stack used to provide s/m to s/m commⁿ in the n/w.



TCP/IP Model :-



TCP/IP: Transmission Control Protocol / Internet Protocol

Functions :-


- ① **AL** :- This layer contains application protocols (http) used to send or receive the data to/from the n/w.
- ② **PL** :- This layer is responsible for data presentation, data conversion, data compression and data cryptography (encryption & decryption).
- ③ **SL** :- This layer is responsible to establish and manage the sessions b/w two parties in the n/w to provide ongoing commⁿ.
- ④ **TL** :- This layer accepts the msg from SL and establish and divide the msg into small units, transferred into a n/w. This layer is responsible to establish the multiple n/w connections to increase the throughput.
- ⑤ **NL** :- This layer organises the data unit into a packet and also provides the routing tables to transmit the data into a n/w.
- ⑥ **DLL** :- This layer is responsible to prepare error correction & error detection codes in the data. It organises the data packet into a bit frames, transmitted into a phy. layer.
- ⑦ **Phy L** :- This layer is responsible to adjust vlg levels based on the bit frames and transmitted into a physical media (coaxial cables or twisted pair cable or optical cable etc).

Program Elements :-

- * Identifiers :- Identifier is the name of a prog entity, which refers the name of variables, arrays, functions etc.
- Identifier is a user defined name which contains sequence of letters as digits with 1st character as a letter.
- Keywords are not permitted as Identifiers.
(Reserved Words)

Eg :-
xyz ✓
XYZ ✓
a98 ✓
A98 ✓
98 — Invalid
for — Invalid

* Constant :- It is a fixed value which remains same throughout the prog. execution. Diff. C-consts are as follows -




* Variable :- It is the name of a m/m cell. It may accept diff values during the prog execution.

Variable is declared in the prog before using it.

Syntax :-

data type variable name ;	variable	Address	cell
Eg: int a, b ;	a	2000	20
a = 20 ;	b	3000	30
b = 30 ;			



{ printf = preformatted output value.

```
int a, b, *p, x;
```

```
a = 20;
```

```
b = 30;
```

```
p = &a;
```

```
x = *p;
```

O/p: x = 20

$$x = \left[\left[\begin{array}{c} p \\ 2000 \\ 20 \end{array} \right] \right]$$

Data Type:- It shows the range of possible values and also specifies set of operations performed on a value.

C- Data Types

Primitive
[Elementary Primary]

Non Primitive
[Secondary Composite]

$a++$; $++a$
Post Increment ; Pre increment

↓

a

$a+1$

$a = 4$

$b = a++$

O/p: $b = a$; $b = 4$
 $a = a+1$; $a = 5$

↓

$a+1$

a

$a = 4$

$b = ++a$

O/p: $a = a+1$; $a = 5$
 $b = a$; $b = 5$

Eg:- $a = 3$

$b = 4$

$x[++b] = a++$;
LHS RHS

cell
 a : $\boxed{3}$

cell
 b : $\boxed{4}$

cell
 $x[5]$: $\boxed{3}$

$x[5] : 3$

3 will be assigned to $x[5]$

Eg:- $n = 3$;

$a[++n] = n++$;

cell
 n : $\boxed{3}$
4

cell
 $a[4]$: $\boxed{4}$

O/p : 4 is assigned to $a[4]$ after that $n = 5$.

9866765629

Email : sagar 262003@yahoo.co.in