


★ I/O Interfacing:

① Memory mapped I/O $\Rightarrow$ I/O devices are treated as Memory.


② I/O mapped I/O $\Rightarrow$ 

	mem mapped I/O		I/O mapped I/O	
	mem	I/O	mem	I/O
① No. of Addr lines	16	16	16	8 (A ₇ -A ₀)
② Control Signals	$\overline{MEMR}$, $\overline{MEMW}$	$\overline{MEMR}$, $\overline{MEMW}$	$\overline{MEMR}$, $\overline{MEMW}$	$\overline{IOR}$, $\overline{IOW}$
③ No. of peripherals	* (i) — 64 KB (ii) 64 KB	4 KB	64 KB + $2^8 = 256$ I/O devices	

*

	mem mapped I/O	I/O mapped I/O.
<u>Advantages</u>	1) I/O pin is not required. 2) No separate inst ⁿ for I/O devices. 3) Arithmetic and Logic operations are directly performed on I/O device data.	1) Max capacity of μP is utilized. 2) Less hardware complexity for I/O interfacing.
<u>Disadvantages</u>	1) more hardware complexity for I/O device interfacing	(1) Separate inst ⁿ for I/O device are required. (2) Can't perform Arith Logical operations

Ex-1 A Peripheral is interfaced to the 8085 MP as shown in the following figure.
 Determine (i) The mode of interfacing
 (ii) No. of internal Registers in the peripheral and their addresses.



Ans: D I/O mapped I/O Mode
 (∵ only 8 addr lines used and Control signal is $\overline{IOW}$).

(a) A15, A14, A13, A12 are connected directly to the peripheral, no. of internal Registers

$$= 2^3 = \boxed{8}$$


~~A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0~~

	A ₇	A ₆	A ₅	A ₄	A ₃ Unused	A ₂	A ₁	A ₀	X=0	X=1
R ₀	0	0	1	1	X	0	0	0	B0h	B8h
R ₁	1	0	1	1	X	0	0	1	B1h	B9h
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
R ₇	1	0	1	1	X	1	1	1	B7h	BFh

→ Address range: B0h - BFh.

⇒ In IO mapped IO mode the value on higher order address mode A₁₅-A₈ is same as the value on lower order add. Bus. (A₇-A₀).

Ex-2 Determine the max. addr. of Register B in the following peripheral:



Given ⇒

A ₁	A ₀	Register
0	0	A
0	1	B
1	0	C
1	1	D

Ans: memory mapped IO.

→ For Register B.

87

A ₁₅	A ₁₄	---	A ₂	A ₁	A ₀
1	X X X	X X X X	X X X X	X X X	0 1

→ Max Add. for Reg. 'B' is when all x's = 1.

1111 1111 1111 1101,
= (FFFF) H.


(1) Instruction cycle:

→ It is the time required to execute an instruction

→ Range: 1 nsec to 5 nsec.

(2) Machine cycle:


→ It is the time required to complete one operation of accessing memory, accessing I/O device or sending an acknowledgment.



3-T to 6-T state.

③ T state:

→ It is the task performed in one clock period.



* Types of Machine cycle:

1) opcode fetch MLC (F) $\Rightarrow (4T) = 3T + (1T)$

↓
time to
decode the
opcode.

2) mem. Read MLC (R).

3) mem. Write MLC (W).


4) I/O Read MLC (I).

5) I/O Write MLC (O).

$(3T)$

6) Int. Ack MLC.

7) Hold Ack MLC.




$\Rightarrow$ Special MLC:

① S = opcode Fetch MLC (6T).

② R = mem. Read MLC (3T)


*

83



Eg:


(1) MOV C, A $\Rightarrow$ Ass. lang instruction.
(mnemonic).




(2) Opcode = 0100 1111₂
= 4FH.

(3) MEM

← Opcode Fetch MIC →



* Timing Diagram of Opcode / Fetch MIC:



$$\rightarrow PC_{16} = PC_H + PC_L = 4250H$$

→ In T_2 State of any machine cycle the PC is incremented


NOTE: In the Opcode fetch machine cycle it T_4 State is removed then it converts into the timing diagram of memory Read MIC cycle.

* Types of Instructions (Based on size): 91

- ① 1- Byte Instructions.
- ② 2- Byte Instructions.
- ③ 3- Byte Instructions.


⇒ ① 1- Byte Instruction:

e.g. MOV C, A




⇒ ② 2- Byte Instruction:

⇒ MVI C, 32 ⇒
Op code = XX



③ 3- Byte Instruction:


e.g. LDA 9250
Op code: XY



→ In Any instruction cycle the first machine cycle is opcode fetch machine cycle.

- Eg.
- ① XRI 46H $\Rightarrow$ 2B
 - ② Push PSW $\Rightarrow$ 1B.
 - ③ LOAX B $\Rightarrow$ 1B.
 - ④ LHLD 8300H $\Rightarrow$ 3B.
 - ⑤ DAD SP $\Rightarrow$ 1B.

* Stack:



$\Rightarrow$ SP16 = Stack Pointer₁₆;

$\therefore$ LIFO = Last in First out.

①

Push RP

- Push B
 Push D
 Push H
 Push PSW

Predecrement

$\Rightarrow$ decrement SP + push RP_H
 $\Rightarrow$ decrement SP + push RP_L


$$\text{RP}_{16} = \text{RP}_H + \text{RP}_L$$

Eg. Given $\text{SP} = \text{FFFFH}$; $\text{BC} = \text{1040H}$; $\text{HL} = \text{A2C4H}$.

- ① push B ② push H.

Ans:

- ① push B.
② push H





P1) $\text{SP} = \text{0000H}$.

- ① push B.

BC, regs $\rightarrow$ mem location = ?

$$\begin{array}{r}
 0000 \\
 - 1 \\
 \hline
 \text{FFFF}
 \end{array}$$





POP B

POP D

POP H

POP PSW


⇒ get 1 Byte from Stack into R1

+ Increment SP.

⇒ get 1 Byte from Stack into R1H

+ Increment SP.

E.g. Given



① POP D

② POP PSW

DE = ?

PSW = ?

DE = 2211_H

PSW = 4433_H

P2) Let SP = FFFF ; BC = 5065_H ; HL = A1F4_H

① PUSH B

② PUSH H

③ POP D

④ POP PSW

Stack (LIFO)

HL → DE ⇒ DE = A1F4_H


BC → PSW ⇒ PSW = 5065_H

* Types of Instructions:

95

- 1) Arithmetic
- 2) Logical
- 3) Data Transfer
- 4) Branching
- 5) Machine related, I/O.
- 6) Additional.

* Reference:



$$(4250) = 11H.$$

$$(4253) = 44H$$

$$(BC)$$

↓


$$(4250) = 11H.$$

$$M = (HL) = 33H.$$

① Arithmetic Instruction:


Sr. No.	Instruction	Operation	B/m/T	Flags affected
1)	ADD R	$A + R \rightarrow A$	1 1 4 (F)	All

E.g. 1) $ADD\ B \Rightarrow$ (2) opcode = XY




2)	ADD M	$A + M \rightarrow A$	1 2 7 (F, R)	All.
----	--------------	-----------------------	--------------------	------

E.g. 1) $ADD\ M \Rightarrow$ (2) opcode = XY.



3) ADI 8 bit data $A + 8\text{bit data} \rightarrow A$ 2|2|7(F,R) All 97

Eg. (1) ADI 64_h $\Rightarrow$ (2) opcode = $XZ, 64_h$.



2) (1) SUB R $A - R \rightarrow A$ 1|2|7(F,R) All.

(2) SUB M $A - M \rightarrow A$

(3) SUB 8 bit data $A - 8\text{bit data} \rightarrow A$

3) (1) ADC R $A + R + CY \rightarrow A$ 1|1|4(CF) All.

ADC M $A + M + CY \rightarrow A$ 1|2|7(F,R).

ACI 8 bit data $A + 8\text{bit data} + CY \rightarrow A$ 2|2|7(F,R)

4) SBB R $A - R - CY \rightarrow A$ 1|2|7(F,R) All.

SBB M $A - M - CY \rightarrow A$

SBI 8 bit data $A - 8\text{bit data} - CY \rightarrow A$

5) INR R $R + 1 \rightarrow R$ 1|1|4(CF)

INR M $M + 1 \rightarrow M$ 1|3|10T (CF, RW).


DCR R $R - 1 \rightarrow R$ 1|1|4.

S, Z, P, AC affected. but CY not

1) INR M 2) opcode = 72.

3) Memory.

4)



6) INX R_p

$R_p + 1 \rightarrow R_p$

$R_p - 1 \rightarrow R_p$

1/1/5(S) ✓
1/1/5(S) ✓

No flags

are affected

[∵ operation doesn't
take place in
ALU].

DCX R_p


INX B
INX D
INX H
INX SP

7)

DAD R_p

$HL + RP \rightarrow HL$ 1/3/10
(FBB) ✓

ADC (3T)




* only carry
flag it carry
occurs out of
16 bits.

DAD B
DAD D
DAD H
DAD SP

② Logical operations:

99

→ Sr. No.	Instruction	operation	B M T	Flags affected.
1)	a) ORA R	$A \vee R \rightarrow A$	1 1 4	* CY=0 S, Z, P are affected.
	ORA M	$A \vee M \rightarrow A$	1 2 7 (FR)	
	ORI 8 bit data	$A \vee \text{8 bit data} \rightarrow A$	2 2 7 (FR)	
				
b)	XRA R	$A \oplus R \rightarrow A$	1 1 4	
	XRA M	$A \oplus M \rightarrow A$	1 2 7 (FR)	
	XRI 8 bit data	$A \oplus \text{8 bit data} \rightarrow A$	2 2 7 (FR)	
c)	ANA R	$A \wedge R \rightarrow A$	1 1 4	
	ANA M	$A \wedge M \rightarrow A$	1 2 7 (FR)	
	ANI 8 bit data	$A \wedge \text{8 bit data} \rightarrow A$	2 2 7 (FR)	

2)
~~CMP R~~

CMP R

$A - R$ 1|1|4 $A < R \Rightarrow CY=1, Z=0$
 $A = R \Rightarrow CY=0, Z=1$
 $A > R \Rightarrow CY=0, Z=0$

* Register values are unchanged.
only flags are affected.

S, P, AC are affected.

CMP M A-M 1|2|7 $A < M \Rightarrow CY=1, Z=0$

CPI 8 bit data


A - 8 bit data

2 | 2 | 7 A < 8-bit ⇒ CY=1, Z=0 data -

A = 8-bit ⇒ CY=0, Z=1 data



A > 8 bit ⇒ CY=0, Z=0 data

3) RAL (with CY)




only carry flag is affected.

RLC (without carry)



1 | 2 | 4 ✓


4) RAR with carry



only

'CY' flag is affected.

RRC without carry



2 | 2 | 4

4) CMA $\bar{A} \rightarrow A$

1/2/4 No flags are affected (∵ operation is within Acc.).

✓ CMC $\overline{CY} \rightarrow CY$

1/2/4

} only 'cy' flag.

✓ STC $CY = 1$

Ex-1

Let, $A = F2H$.

$CY = 1$.

$\boxed{XRA A} \Rightarrow A \oplus A \rightarrow A$

$F2H \oplus F2 \rightarrow 00H$.

Ans:

$A = 00H$

$CY = 0$.

Ex-2

Let $A = 08H$

1) RLC

3) RLC

Ans:

$A = \begin{array}{c} CY \\ \boxed{} \\ \leftarrow \text{00001000} \rightarrow \end{array}$

$= \begin{array}{c} \boxed{} \\ \leftarrow \text{00010000} \rightarrow \end{array} = 10H$

$A = 10H = 16_{10}$.

$A = 00100000 = 20H$.

Ex-3

Let, $A = 3CH$.

All flags are cleared.

CP $\overline{IF}$.

$S = 1$

$CY = ?$

Ans:

CPI $7F_H$.

$$\begin{aligned}\therefore & \rightarrow A - 7F_H \\ & = 3C_H - 7F_H \\ & = +bd_H.\end{aligned}$$

$$\begin{array}{r} 12 \\ 21C \\ 3C \\ - 7F \\ \hline B0H \\ = 10111101 \end{array}$$

$$\therefore A = 3C_H.$$

$$S = 1$$

$$Z = 0$$

$$P = 1$$

$$CY = 1$$

$$AC = 1$$

Ex-4

$\rightarrow$ In a MP $XOR(P, 0)$ is defined as $P \oplus 0 \Rightarrow P$

What is the fn of the following program.

$$XOR(r_2, r_1) \rightarrow r_2 = r_2 \oplus r_1$$

$$XOR(r_1, r_2) \rightarrow r_1 = r_1 \oplus r_2 \Rightarrow r_1 = r_1 \oplus r_2 \oplus r_1 = 0 \oplus r_2 = r_2$$

$$XOR(r_2, r_1) \rightarrow r_2 = r_2 \oplus r_1$$

$$\Downarrow \\ r_2 = r_2 \oplus r_1 \oplus r_2$$

$$r_2 = 0 \oplus r_1$$

$$\boxed{r_2 = r_1}$$

Ans:

$$\boxed{\begin{array}{l} \text{Swap.} \\ r_2 \leftrightarrow r_1 \end{array}}$$

③ Data Transfer Instruction:

101

Sr. No.	Instruction	operation	B/M T.
1	Mov R _d , R _s	R _s $\xrightarrow{\text{copy}}$ R _d	1 1 4.
	MOV R, M	M $\longrightarrow$ R	1 2 7 (FR)
	MOV M, R	R $\longrightarrow$ M	1 2 7 (FR).

MVI R, 8 bit data

8 bit data $\longrightarrow$ R

2 | 2 | 7 (FR)

MVI M, 8 bit data

8 bit data $\longrightarrow$ M

2 | 3 | 20
(FRW).

① ②

LXI R_p, 16 bit data

16 bit data $\longrightarrow$ R_p

3 | 3 | 10
(FRW).

① ③ ②
(4P)

2) LDA 16 bit address

(16 bit address) $\longrightarrow$ A

3 | 4 | 13.
(F.R.R.R).

① ③ ②


1) LDA 4020

2) Opcode = X4, 20, 40.

3) Memory

4)

4P



	Address
M1	PC = 3100H
M2	PC = 3101H
M3	PC = 3102H
M4	PC = 4020H

2) STA 16 bit Address

$A \rightarrow (16 \text{ bit address})$
 $\rightarrow \textcircled{4} \text{ write}$

3 | 4 | 13.
 (F.R.R.W.)

3) LDAX R_p $((\text{R}_p)) \rightarrow A.$

1 | 2 | 7T
 (F.R.).

e.g. LDAX B

$((BC)) \rightarrow A.$

$(4250) \rightarrow A.$


$11 \rightarrow A$

1) LDAX B

2) opcode = P_7 .

3) Memory

4) R_p



$\textcircled{a}$ Instruction
 P_7
 Let $BC = 4250H$
 $\textcircled{b}$ Operation
 $((BC)) \rightarrow A$
 i.e. $11 \rightarrow A$

$\rightarrow$ LDAX B.

~~LDAX D.~~

~~LDAX H~~


$\Rightarrow ((HL)) \rightarrow A.$

$\Rightarrow$ i.e. $M \rightarrow A = \text{MOV } A, M.$

$\Rightarrow$ STA R_p

$A \rightarrow ((\text{R}_p))$

1 | 2 | 7T (FW)



e.g.

LHLD 4251

(4251) → L i.e. L=27.

(4251+1 = 4252) → H i.e. H=33.

SHLD 16 bit address

L → (16 bit address)

H → (16 bit address +1)

315116

(FRR WW).

⑤ XCHG

HL → DE

11214.


③ a) PCHL

HL → PC ✓

Eg: 2

b) SPHL

HL → SP ✓



* FEO is not possible.


NOTE: →

In 8085 μP opcode fetch machine cycle is extended by two T-states if the PC (or) SP value is changing. This results in the following example.

Eg: 1 ADD B ⇒ 4T

* **INX R_p** ✓

INX SP ✓




(6T) ✓

7) **XTHL**
 (F) → (1)

Top of the
Stack ↔ HL


1 | 5 | 16
✓

E.g. →



XTHL

HL = 5045H



8) **Push R_p**

Pre-decrement

$\text{R}_{pH} \rightarrow ((\text{SP}-1))$

$\text{R}_{pL} \rightarrow ((\text{SP}-2))$

and

SP = SP - 2.

1 | 3 | 12

(SWW
6 3 3)

(b) **Pop R_p**

Post-increment

~~HL~~ $((\text{SP})) \rightarrow \text{R}_{pL}$

$((\text{SP}+1)) \rightarrow \text{R}_{pH}$

1 | 3 | 10

(FRP
4 3 3)

Eg: Let, $(F250)_H = 4B_H$.

105

$$(F251)_H = 50_H$$

$$(F252)_H = F2_H$$

$$(FF53)_H = 04_H$$

① LXI, H, F250. $\rightarrow$ HL = F250 i.e. $M = 4B_H$.

INX H. $\rightarrow$ HL = F251 i.e. $M = 50_H$.

DCR M $\rightarrow$ $M = 4F_H$.

MOV C, M. $\rightarrow$ $C \rightarrow 4F_H \Rightarrow$ $\overset{\text{copied}}{M} \rightarrow C$

$$C = ?$$

$$\therefore \boxed{C = 4F_H}$$

$(F250) \rightarrow L$ i.e. $\boxed{L = 50}_H = F2_H$

② LHLD F251. $\rightarrow$ $L = 50_H$, $H = F2_H$. $\overset{(F252) \rightarrow H \text{ i.e.}}{HL} = F250_H$ i.e. $M = 4B_H$.

INX H $\rightarrow$ $H = F2_H$, $L = 51_H$. $\overset{F2}{\rightarrow}$ i.e. $M = 50_H$.

INR M $\rightarrow$ $M+1 = 51_H$.

MOV C, M. $\rightarrow$ $C = 51_H$.

$$C = ?$$

$$\boxed{C = 51_H}$$

③ LXI D, F252. $\rightarrow$ $DE = F252_H$

LXI H, F253. $\rightarrow$ $\boxed{HL = F253_H} \Rightarrow M = 04_H$.

LOAX D, ((DE)) $\rightarrow$ A i.e. $(F252) \rightarrow A$. $A \rightarrow F2$.

ADD M $A+M = F2 + 04_H = A$.

$$A = ?$$

$$A = 06_H \text{ with } CY=1.$$

Ex-4 Find the Value of Accumulator after executing the following program.

(3)		(1)	(2)
Address	Mnemonics	OpCode	
3000, 01	MVI A, 36	3E, 36	$\Rightarrow A = 36$
3002, 03	ADI 40H	82, 40	$\Rightarrow A + 40 \Rightarrow A = 76$
3004, 05106	STA 3007	32, 07, 30	
3007	XRA A HLT	AF 76	
3008	HLT	76	

$A = 76H$.

* 'XRA A' instⁿ is not executed because its opcode 'AF' is replace by '76' which is opcode of HLT Instruction.


(4) Branching Instructions:

107

* Unconditional Jump.

Sr. No.	Instruction	Operation	B/M/T	bits.
---------	-------------	-----------	-------	-------

1) (a) JMP 16 bit address
16 bit addr $\rightarrow$ PC 3/3/10. (FRR).



* Conditional Jump:

(b) JC 16 bit address $\Rightarrow$ If CY = 1 (True)
16 bit addr $\rightarrow$ PC

3/2/7/10
True

$\rightarrow$ JNC 16 bit address $\Rightarrow$ If CY = 0 (False)

- JZ 16 bit add. $\Rightarrow$ If Z = 1

→ JM 16 bit address ⇒ $\frac{\text{True}}{If \boxed{S=1}}$
 Jump on minus

→ JP 16 bit address ⇒ $If \boxed{S=0}$
 Jump on plus


→ JPE 16 bit address ⇒ $If \boxed{P=1}$
 Jump on parity even

JPO 16 bit address ⇒ $If \boxed{P=0}$
 Jump on parity odd

* Unconditional Call:

2) (a) CALL 16 bit address. (b) 16 bit address → PC.
 (c) $PC_{H} \rightarrow (SP-1)$
 $PC_L \rightarrow (SP-2)$ and $SP = SP-2$

(Eg.) 3/5/18 (S.R.R. W.V.)



* Conditional CALL:

109

⑥ CC 16 bit add.
 5 → ① ③ ②

If CY=1

④ $PC_H \xrightarrow{⑥} ((SP-1))$
~~⑤~~ $\rightarrow PC_L \xrightarrow{③} ((SP-2))$

(3 | 5 | 18)
 S.R.R.WW
 SP = SP - 2.

⑥ 16 bit add. $\rightarrow PC$.

$\rightarrow$ CNC 16 bit add.

$\rightarrow$ C2 16 bit add.

$\rightarrow$ CN2 16 bit add.

$\Rightarrow$ CM 16 bit add.

CP 16 bit add.

CPE 16 bit add.

CP0 16 bit add.

True

④ if CY=0

if Z=1
Z≠0.

if Z=0.

3 | 2 | 9 ← False
 3 | 5 | 18 ← True

$\Rightarrow$ If S=1.

$\Rightarrow$ If S=0.

$\Rightarrow$ If P=1.

$\Rightarrow$ If P=0.

③ a) RET $\Rightarrow$

Top of Stack $\rightarrow PC$

i.e. $((SP)) \xrightarrow{④} PC_L$

$((SP+1)) \xrightarrow{⑤} PC_H$


2 | 3 | 10
 (F.R.R.)

and $SP = SP + 2$.

b) RC ✓
 RNC ✓
 RZ ✓
 RNZ ✓


2 | 1 | 3
 4+2 = 6T ← False
 10 ← True

Ex-1




Ex-2 In the following program determine the return address of the Subroutine

LXI D, 705F $\Rightarrow$ DE = 705F



Ex-3 Determine the acc. value after executing the following program



⑤ Machine related, I/O Instruction!!!

1) a) NOP No operation


1 | 1 | 4. @ Delay

⑥ To avoid
Addr. Relocation.

b) HLT μ is halted

1 (2 OR) more / 5 (OR) more.

E.g. NOP



* HLT:

→ After executing the halt instruction:

(i) it enters into halt acknowledgement machine cycle.



(ii) the Buses are tristated.

(iii) Registers values are unaltered.


(iv) Either reset (OR) interrupt is required to bring the μ out of the halt state.

⇒ As a good program we have to use interrupt instead of HLT if

2)
Used in
"I/O mapped
I/O mode".



* IN 84_H
OUT F4_H.



Ex-1 After executing the following program determine which port receives the data

MVI A, 87_H. ⇒ A = 87_H

MOV B, A. ⇒ B = 87_H

Ans: PORT 2.

Again: JMP Next

XRA B

OUT PORT 1

HLT

Next: XRA B ~~87H~~ A ⊕ B ⇒ A = 00_H. | 00_H ⊕ 87_H ⇒ 87_H.

JP Again


$$\begin{array}{r} 0000\ 0000 \\ + 1000\ 0111 \\ \hline 1000\ 0111 \end{array}$$

$\Rightarrow 87_H$ is sent to PORT2.

113

Ex-2 The following Program reads signed no. in 2's Comp. form from port-1 when the execution of the program stops?

Again: In port 1 ~~PORT 1~~ $\Rightarrow$ PORT 1 $\rightarrow A = Sxxx\ xxxx_2$



$\Rightarrow$ the above program stops the execution when it reads a -ve no. from port+1.

⑥ Additional Instruction:

① DI

Disable Interrupts

1114


$\Rightarrow$ $\left\{ \begin{array}{l} RST 7.5, 6.5, 5.5, \\ INTR \text{ are disabled.} \end{array} \right.$

② EI

Enable Interrupts

2124

$\Rightarrow$ All ints are Enabled.



2) DAA Decimal adjust
Acc $\frac{1}{1} \frac{1}{4} \Rightarrow$ All flags are affected.
(BCD addition).

$$\begin{array}{r} 27_{10} \\ + 36_{10} \\ \hline 63_{10} \end{array}$$

MVI A, 27.

MVT B, 3.6

ADD B $\Rightarrow A+B \rightarrow A=50H$

$$DAA \Rightarrow A = 63$$

HLT

$$\begin{array}{r}
 27 = 0010 \overset{11}{0111} \\
 + 36 = + 0011 \ 0110 \\
 \hline
 0101 \ 1000 \quad \times \\
 + 0000 \ 0110 \\
 \hline
 0110 \ 0111 \\
 \hline
 6 \quad 3 \\
 = 63
 \end{array}$$

Ex-1 Determine the PC Value after executing the following program.

$$LXI \quad H, 8A79 \Rightarrow HL = 8A79.$$

$\text{mov } A, H \Rightarrow A \rightarrow 8A$

$$\text{ADD } L \rightarrow A + L \rightarrow A \rightarrow 8A + 79.$$

DAA A → 69.

mov H, A H → 69.

PC HL PC $\rightarrow$ 6979.

$$p_c = 9.$$

NOTE: $\rightarrow$ DAA Instruction is effective only after

Ex-2 Determine the fⁿ of the following 115
 Program in B & C Register contain BCD
 numbers.

MVI A, 99. $\Rightarrow A = 99$.
 SUB C $\rightarrow A \rightarrow 99_{10} - C = 9$'s comp. (C)
 INR A $\rightarrow A + 1 \rightarrow A \rightarrow 10$'s comp. (C).
 AOP B $\rightarrow B + 10$'s C $\rightarrow A$.
 DAA $\rightarrow A \rightarrow B - C$.
 HLT $\rightarrow A \rightarrow B - C$.


Let, B = 64;
 C = 42;

$99 - C = 99 - 42 = 57 \rightarrow A$
 10's of A $\Rightarrow A = 58_H$.

3) a)

SIM (Set Interrupt Mask):


- selective disabling Interrupts.
- serial output of data.



1	1	4
---	---	---

TRAP 

0024H



Ex-1 Write instructions to mask RST 6.5 and

RST 5.5.

⇒

MVI A, 0BH.
SIM

⇒ RST 6.5, 5.5 are masked (disabled).

TRAP, RST 7.5 →

INTR can interrupt

Ex-2 Determine the O/P of the following program. 117


Start: $\rightarrow$ MVI A, 40H. $\Rightarrow A = 0100\ 0000$
 SIM
 Call 10msDelay
 MVI A, 00H. $\Rightarrow A = 1100\ 0000_2$
 SIM
 Call 10msDelay
 JMP start.

'0' is sent on SIO pin of MP.
 '1' is sent on SIO pin of MP.

b) RIM (Read Interrupt Mask)

(a) To know status of Interrupts.
 (b) To read serial input
 [on SIO pin of MP].

1/1/4



Ex-1 After executing RIM instruction the accumulator value is BC_H . Determine the status of the interrupt and the serial input.

Ans: $A = BC_H = 1011\ 1100_2$

Serial bit on SIO pin = '1'

Interrupt enabled

RST 7.5 is masked.


⇒ In 8085 μP the interrupts are disable
in the following cases:

(i) When 'DI' instⁿ is executed.

(ii) When μP is Reset.

(iii) When μP Recognizes any one interrupt


⇒



* Restart Interrupts (Software Interrupts)!!

⇒ RST n ; $n = 0, 1, \dots, 6, 7$.

Instruction	Opcode	Address.
RST 0	C7 _H	0000 _H
RST 1	CF _H	0008 _H
RST 2	D7 _H	0010 _H
RST 3	OF _H	0018 _H
RST 4	E7 _H	0020 _H
RST 5	EF _H	0028 _H
RST 6	F7 _H	0030 _H
RST 7	FF _H	0038 _H




operation

Ⓐ $PC_H \rightarrow ((SP-1))$

$PC_L \rightarrow ((SP-2))$

and SP = SP - 2.

Ⓑ

[illegible]

•

C

000

C
C
O
G
C
C

* Exceptions:

- ① $\left. \begin{array}{l} \text{ANA} \\ \text{ORA} \\ \text{XRA} \end{array} \right\} \Rightarrow \boxed{\text{CY} = 0}$
- ② $\left. \begin{array}{l} \text{INX } R_p \\ \text{DCX } R_p \end{array} \right\} \Rightarrow \text{No flags are affected.}$
- ③ $\left. \begin{array}{l} \text{INR } R/M \\ \text{DCR } R/M \end{array} \right\} \Rightarrow \text{'CY' flag is not affected.}$

b) $\text{XRA } A \quad \text{given } z=0 \Rightarrow A = 00H. \Rightarrow \boxed{Z=1}$

$\text{Imp } \text{LXI } B, 0002 \Rightarrow B = 0002H$

Loop: $\text{DCX } B \Rightarrow B = 0001H.$

① $z=0 \rightarrow \text{JNZ Loop} \rightarrow \boxed{Z=1}$

↓ ② $z=1$

③ $\downarrow \downarrow$

* only once it is executed.

[$\because \text{XRA } A$ will set the zero flag.]


Ex-2 In the following program, How many times the decrement c instn is executed.

a) $\text{MVI } C, 00H. \Rightarrow C = 00H$

$\boxed{\text{DCR } C} \quad | \quad C = FFH = 255_{10}$

* PCR C is executed 256 times.

b)
$$\left. \begin{array}{l} \text{MVI } B, 255_{10} \\ \text{MVI } C, 255_{10} \end{array} \right\} B = C = 255_{10}$$



Ans: $(1 \times 255) + (254 \times 256)$ times.


Der is executed

* 1st time $\Rightarrow$ 255 times.

* Remaining 256 times $\Rightarrow$ 256 times

hence, $(1 \times 255) + (254 \times 256)$

c) $\left. \begin{array}{l} \text{MVF } B_1 \text{ } 2550 \\ \text{MVF } C \text{ } 2550 \end{array} \right\} B=C=2550$



$\Rightarrow$ PCR is executed

255×255 times

123