# Number System and Codes:



A number system with base 'r', contents 'r' different digits and they are from 0 to r-1.

**Decimal to other codes conversions:** To convert decimal number into other system with base '*r*', divide integer part by r and multiply fractional part with *r*.

Other codes to Decimal Conversions:  $(x_2x_1x_0 \cdot y_1y_2)_r \rightarrow (A)_{10}$  $A = x_2r^2 + x_1r + x_0 + y_1r^{-1} + y_2r^{-2}$ 

Hexadecimal to Binary: Convert each Hexadecimal digit into 4 bit binary.

$$(5AF)_{16} \rightarrow \frac{(0101}{5} \frac{1010}{A} \frac{1111)_2}{F}$$

Binary to Hexadecimal: Grouping of 4 bits into one hex digit.

 $(110101.11)_2 \rightarrow 00110101.1100 \rightarrow (35.C)_{16}$ 

**Octal to Binary and Binary to Octal:** Same procedure as discussed above but here group of 3 bits is made.

## Codes:

#### **Binary coded decimal (BCD):**

• In BCD code each decimal digit is represented with 4 bit binary format.

$$Eg:(943)_{10} \rightarrow \left(\underbrace{1001}_{9} \underbrace{0100}_{4} \underbrace{0011}_{9}\right)_{BCD}$$

It is also known as 8421 code Invalid BCD codes Total Number possible → 2<sup>4</sup> ⇒ 16 Valid BCD codes → 10 Invalid BCD codes 16-10⇒6 These are 1010, 1011, 1100, 1101, 1110, and 1111

# Excess-3 code: (BCD + 0011)

- It can be derived from BCD by adding '3' to each coded number.
- It is unweighted and self-complementing code.

## Gray Code:

It is also called minimum change code or unit distance code or reflected code.

#### Binary code to Gray code:



Gray code to Binary code:



Alpha Numeric codes: EBCDIC (Extended BCD Interchange code)

It is 8 bit code. It can represent 128 possible characters.

- Parity Method is most widely used schemes for error detection.
- Hamming code is most useful error correcting code.
- BCD code is used in calculators, counters.

**Complements:** If base is **r** then we can have two complements.

- (i) (r-1)'s complement.
- (ii) r's complement.

To determine (r-1)'s complement: First write maximum possible number in the given system and subtract the given number.

**To determine r's complement:** (r-1)'s complement + 1 First write (r-1)'s complement and then add 1 to LSB

Example: Find 7's and 8's complement of 2456

7777 53217's complement  $\frac{-2456}{5321}$ 8's complement  $\frac{+1}{5322}$ Find 2's complement of 101.110
1's complement 010.001
For 2's complement add 1 to the LSB
010.001
2's complement  $\frac{+1}{010.010}$ 



In any representation

+ve numbers are represented similar to +ve number in sign magnitude.

#### **Boolean Laws:**

Commutative	$x \wedge y = y \wedge x$	$x \vee y = y \vee x$
Associative	$x \wedge (y \wedge z) = (x \wedge y) \wedge z$	$x \vee (y \vee z) = (x \vee y) \vee z$
Distributive	$x \land (y \lor z) = (x \land y) \lor (x \land z)$	$x \vee (y \wedge z) = (x \vee y) \wedge (x \vee z)$
Idempotence	$x \wedge x = x$	$x \lor x = x$
Absorption	$x \land (x \lor y) = x$	$x \lor (x \land y) = x$
Combining	$(x \wedge y) \vee (x \wedge \bar{y}) = x$	$(x\vee y)\wedge (x\vee \bar{y})=x$
DeMorgan's	$\overline{(x \wedge y)} = \bar{x} \vee \bar{y}$	$\overline{(x \lor y)} = \bar{x} \land \bar{y}$

# Dual of a function:

The dual of a logic function, f, is the function  $f^{D}$  derived from f by substituting a  $\wedge$  for each  $\vee$ , a  $\vee$  for each  $\wedge$  a 1 for each 0, and a 0 for each 1.

$$f(a,b) = (a \land b) \lor (b \land c) \qquad \qquad f^{D}(a,b) = (a \lor b) \land (b \lor c)$$

#### Flip Flops :

**RS** Latch



SR	$Q' \overline{Q}'$	comment
00	QQ	hold
0 1	0 1	reset
10	1 0	set
11	00	illegal

Where Q' is the next state and Q is the current state

JK Flip Flop



T - Flip Flop :



**Excitation tables :** 

		s	R			J	K			D			Т
0	0	0	х	0	0	0	х	0	0	0	0	0	0
0	1	1	0	0	1	1	х	0	1	1	0	1	1
1	0	0	1	1	0	х	1	1	0	0	1	0	1
1	1	х	0	1	1	х	0	1	1	1	1	1	0

$$Q(n+1) = S + R' Q$$
  
= D  
= JQ' + K'Q  
= TQ' + T' Q

- For ring counter total no.of states = n
- For twisted Ring counter = "2n" (Johnson counter / switch tail Ring counter).
- To eliminate race around condition  $t_{pd \ clock} << t_{pd \ FF}$ .
- In Master slave master is level triggered & slave is edge triggered

D - Flip Flop :



# **Combinational Circuits**

NOT Gate:

Symbol	Truth-table	Boolean
$a \wedge y$	$a \mid y$	$y = \overline{a}$
$\rightarrow$	0 1	
	1 0	

AND Gate :

Symbol	Truth-tabl	e Boolean
a - b - y	a         b         y           0         0         0           0         1         0           1         1         1	y = a.b

OR Gate :

Symbol	Truth-table	Boolean		
	a         b         y           0         0         0           0         1         1           1         0         1           1         1         1	y = a + b		

Exclusive Or Gate:

Truth-table	Boolean
a b         y           0 0         0           0 1         1           1 0         1	$y = a \oplus b$
	a         b         y           0         0         0           0         1         1           1         0         1           1         1         0

NAND Gate:

Symbol	Truth-table	Boolean
	a     b     y       0     0     1       0     1     1       1     0     1       1     1     0	$y = \overline{a.b}$

NOR Gate:

Symbol	Truth-table		Boolean
	a     b     y       0     0     1       0     1     0       1     0     0       1     1     0	, ) )	$y = \overline{a+b}$



# **Multiplexer :**

- $2^n i/ps$ ; 1 o/p & 'n' select lines.
- It can be used to implement Boolean function by selecting select lines as Boolean variables
- For implementing 'n' variable Boolean function  $2^n \times 1$  MUX is enough.
- For implementing "n + 1" variable Boolean  $2^n \times 1$  MUX + NOT gate is required.
- For implementing "n + 2" variable Boolean function  $2^n \times 1$  MUX + Combinational Ckt is required
- If you want to design  $2^m \times 1$  MUX using  $2^n \times 1$  MUX. You need 2  $2^n \times 1$  MUXes

#### **Decoder :**

- n i/p & 2<sup>n</sup> o/p's
- used to implement the Boolean function . It will generate required min terms @ o/p & those terms should be "OR" ed to get the result .
- Suppose it consists of more min terms then connect the max terms to NOR gate then it will give the same o/p with less no. of gates .
- If you want to Design  $m \times 2^m$  Decoder using  $n \times 2^n$  Decoder . Then no. of  $n \times 2^n$  Decoder required  $= -\frac{1}{n}$ .
- In Parallel ("n" bit ) total time delay =  $2_n t_{pd}$ .
- For carry look ahead adder delay =  $2 t_{pd}$ .

# PROM, PLA & PAL :-

AND	OR	
Fixed	Programmable	PROM
Programmable	fixed	PAL
Programmable	Programmable	PLA

Asynchronous Sequential circuits: Asynchronous Sequential circuits do not use a clock and can change their output state as fast as the signal path's propagation delay from the input allows. This means they can be faster than Synchronous Sequential circuits. However, they are considerably more likely to suffer from race conditions (inputs arriving at different times causing different output states) and intermediate output states (as the outputs change from one state to the next final state) than Synchronous Sequential circuits.

**Synchronous Sequential circuits:** Synchronous Sequential circuits use a clock signal to alleviate the two problems mentioned above. The outputs can only change state with the clock and are designed such that all propagation delays are satisfied before the outputs are allowed to change. This however makes them potentially slower (because the whole circuit must run at the speed of the slowest path in it) and consumes significantly more power due to the extra circuitry required by distributing the clock to all flip-flops, and the continual switching.

Asynchronous Counter	Synchronous Counter
1. Clock input is applied to LSB FF. The output of first FF is connected as clock to next FF.	1. Clock input is common to all FF.
2. All Flip-Flops are toggle FF.	2. Any FF can be used.
3. Speed depends on no. of FF used for n bit . f <sub>max</sub> =1/(n*t <sub>n</sub> )	3. Speed is independent of no. of FF used. f <sub>max</sub> =1/t <sub>p</sub>
4. No extra Logic Gates are required.	<ol> <li>Logic Gates are required based on design.</li> </ol>
5. Cost is less.	5. Cost is more.

- Fan out of a logic gate =  $\frac{I_{OH}}{I_{IH}}$  or  $\frac{I_{OL}}{I_{IL}}$ •

Noise margin :  $V_{0H} - V_{IH}$  or  $V_{0L} - V_{IL}$ Power Dissipation  $P_D = V_{cc} I_{cc} = V_{cc} \left[\frac{I + I}{2}\right]$   $I \rightarrow I_c$  when o/p low •

- TTL, ECL & CMOS are used for MSI or SSI •
- Logic swing :  $V_{OH} V_{OL}$ •

•

RTL , DTL , TTL  $\rightarrow$  saturated logic ECL  $\rightarrow$  Un saturated logic

I

- Advantages of Active pullup; increased speed of operation, less power consumption. •
- For TTL floating i/p considered as logic "1" & for ECL it is logic "0". •
- "MOS" mainly used for LSI & VLSI . fan out is too high •
- ECL is fastest gate & consumes more power.
- CMOS is slowest gate & less power consumption •
- NMOS is faster than CMOS. ٠
- Gates with open collector o/p can be used for wired AND operation (TTL) •
- Gates with open emitter o/p can be used for wired OR operation (ECL) •
- ROM is nothing but combination of encoder & decoder . This is non volatile memory . •
- SRAM : stores binary information interms of voltage uses FF. •
- DRAM : infor stored in terms of charge on capacitor . Used Transistors & Capacitors . •
- SRAM consumes more power & faster than DRAM. •
- CCD, RAM are volatile memories. •
- $1024 \times 8$  memory can be obtained by using  $1024 \times 2$  memories •
- No. of memory ICs of capacity  $1k \times 4$  required to construct memory of capacity  $8k \times 8$  are "16" ٠

#### DAC

- FSV =  $V_R\left(1-\frac{1}{2}\right)$  Resolution =  $\frac{\text{step size}}{\text{FSV}} = \frac{V_R/2^n}{V_R\left(1-\frac{1}{2^n}\right)} = \frac{1}{2^n-1} \times 100\%$

• Accuracy = 
$$\pm \frac{1}{2}$$
 LSB =  $\pm \frac{1}{2^{n+1}}$ 

Analog o/p = K. digital o/p

ADC \* LSB = Voltage range /  $2^n$ 

\* Resolution = 
$$\frac{FSV}{2^n - 1}$$

\* uantisation error = 
$$\frac{V_R}{2^n}$$
 %

Flash Type ADC :  $2^{n-1} \rightarrow \text{comparators}$  $2^n \rightarrow \text{resistors}$  $2^n \times n \rightarrow \text{Encoder}$ 

#### Fastest ADC :-

- Successive approximation ADC : n clk pulses •
- Counter type ADC :  $2^n 1$  clk pulses •
- Dual slope integrating type :  $2^{n+1}$  clock pulses .

- $\rightarrow$  I<sub>c</sub> when o/p high .

#### Microprocessor

A Microprocessor includes ALU, register arrays and control circuits on a single chip.

#### Microcontroller:

A device that includes microprocessor, memory and input and output signal lines on a single chip, fabricated using VLSI technology.

#### Architecture of 8085 Microprocessor



#### 8085 MPU:

- 8 bit general purpose microprocessor capable of addressing 64 K of memory.
- It has 40 pins, requires a +5V single power supply and can operate with 3 MHz single phase clock.

Accumulator: Is an 8 bit register that is used to perform arithmetic and logic functions.

# Flag Register:

$D_7$	D <sub>6</sub>	<b>D</b> <sub>5</sub>	$D_4$	<b>D</b> <sub>3</sub>	$D_2$	$\mathbf{D}_1$	$D_0$
S	Z		AC		Р		CY

**Carry Flag (CY):** If an arithmetic operation result in a carry or borrow, the CY flag is set, otherwise it is reset.

## Parity Flag (P):

If the result has au even number of 1s, the flag is set, otherwise the flag is reset.

Auxiliary Carry (AC): In an arithmetic operation

- If carry is generated by  $D_3$  and passed to  $D_4$  flag is set.
- Otherwise it is reset.

Zero Flag (Z): Zero Flag is set to 1, when the result is zero otherwise it is reset.

**Sign Flag (S):** Sign Flag is set if bit  $D_7$  of the result is 1. Otherwise it is reset.

**Program counter (PC):** It is used to store the 16 bit address of the next byte to be fetched from the memory or address of the next instruction to be executed.

**Stack Pointer (SP):** It is 16 bit register used as a memory pointer. It points to memory location in Read/Write memory which is called as stack.

# 8085 Signals: Address lines:

There are 16 address lines  $AD_0 - AD_7$  and  $A_8 - A_{15}$  to identify the memory locations.

- In memory mapped I/O ; I/O Devices are treated as memory locations . You can connect max of 65536 devices in this technique .
- In I/O mapped I/O , I/O devices are identified by separate 8-bit address . same address can be used to identify i/p & o/p device .
- Max of 256 i/p & 256 o/p devices can be connected .

#### **Programmable Interfacing Devices :-**

- 8155  $\rightarrow$  programmable peripheral Interface with 256 bytes RAM & 16-bit counter
- $8255 \rightarrow$  Programmable Interface adaptor
- 8253  $\rightarrow$  Programmable Interval timer
- $8251 \rightarrow \text{programmable Communication interfacing Device (USART)}$
- $8257 \rightarrow$  Programmable DMA controller (4 channel)
- $8259 \rightarrow Programmable Interrupt controller$
- $8272 \rightarrow$  Programmable floppy Disk controller
- CRT controller
- Key board & Display interfacing Device

#### CALL & RET

- When CALL executes , µp automatically stores 16 bit address of instruction next to CALL on the Stack
- CALL executed , SP decremented by 2
- RET transfers contents of top 2 of SP to PC
- RET executes "SP" incremented by 2

## **Rotate Instructions:**

**RLC** :- Each bit shifted to adjacent left position .  $D_7$  becomes  $D_0$  .

CY flag modified according to D<sub>7</sub>

**RAL** :- Each bit shifted to adjacent left position  $D_7$  becomes CY & CY becomes  $D_0$ .

- **ROC :-**CY flag modified according D<sub>0</sub>
- **RAR** :-  $D_0$  becomes CY & CY becomes  $D_7$

# **CALL and Return Instructions**

CALL  $\rightarrow$  18T states SRRWW

- CC  $\rightarrow$  Call on carry 9-18 states
- $CM \rightarrow Call \text{ on minus } 9-18$
- $CNC \rightarrow Call on no carry$
- $CZ \rightarrow Call on Zero$ ; CNZ call on non zero
- $CP \rightarrow Call on +ve$
- $CPE \rightarrow Call on even parity$
- CPO  $\rightarrow$  Call on odd parity
- RET :- 10 T
- RC : 6/ 12 'T' states

#### **Jump Instructions**

 $JMP \rightarrow 10 \text{ T}$  $JP \rightarrow Jump \text{ on Positive}$  $JC \rightarrow Jump \text{ on Carry } 7/10 \text{ T}$  $JM \rightarrow Jump \text{ on Minus}$  $states JNC \rightarrow Jump \text{ on no carry}$  $JPE \rightarrow Jump \text{ on even parity}$  $JZ \rightarrow Jump \text{ on zero}$  $JPO \rightarrow Jump \text{ on odd parity}$ . $JNZ \rightarrow Jump \text{ on non zero}$  $JPO \rightarrow Jump \text{ on non zero}$ 

#### PUSH & POP

- \* Programmer use PUSH to save the contents rp on stack
- \* PUSH executes "SP" decremented by "2".
- \* same here but to specific "rp".
- \* same here

- PCHL : Move HL to PC 6T
- PUSH: 12 T ; POP:10 T
- SHLD: address : store HL directly to address 16 T
- SPHL : Move HL to SP 6T
- STAX : R<sub>p</sub> store A in memory 7T
- STC : set carry 4T
- XCHG : exchange DE with HL "4T"

**XTHL :-** Exchange stack with HL 16 T

- For "AND " operation "AY" flag will be set & "CY" Reset
- For "CMP" if A < Reg/mem :  $CY \rightarrow 1 \& Z \rightarrow 0$  (Nothing but A-B)
  - A > Reg/mem :  $CY \rightarrow 0 \& Z \rightarrow 0$

 $A = Reg/mem : Z \rightarrow 1 \& CY \rightarrow 0.$ 

- "DAD" Add HL + RP (10T)  $\rightarrow$  fetching , busidle , busidle
- DCX, INX won't effect any flags. (6T)
- DCR, INR effects all flags except carry flag . "Cy" wont be modified
- "LHLD" load "HL" pair directly
- "RST"  $\rightarrow$  12T states
- SPHL , RZ, RNZ ...., PUSH, PCHL, INX , DCX, CALL  $\rightarrow$  fetching has 6T states
- PUSH 12 T ; POP 10T