

★ Digital to Analog Converter (DAC).

(a) Binary weighted Resistor DAC.

(b) R-2R Ladder DAC.

★ Analog to Digital Converter (ADC).


(a) Counter Type ADC

(b) Successive Approx ADC.


(c) Flash (or) Parallel ADC.

(d) Dual slope (or) Integrating ADC.

(e) signal - delta ADC ($\Sigma-\Delta$ ADC).



CLK	Counter	V_o
0	0000	0V
1	0001	(let) 1V
2	0010	2V
3		⋮
⋮		⋮
15	1111	15V



(1) F_{SO} (Full Scale O/P) = 15V

$$\rightarrow \underline{N\text{-bit DAC}} = (2^N - 1) \times \text{Stepsize.}$$

(2) (a) Resolution:

$\rightarrow$ It is the minimum change possible at the O/P of the DAC for any change in the digital input.

(a) Resolution = Stepsize (volts).

(b) % Resolution = $\frac{\text{Stepsize}}{F_{SO}} \times 100$

$$= \frac{\text{Stepsize}}{(2^N - 1) \times \text{Stepsize}} \times 100$$

$$= \frac{100}{2^N - 1}$$

DAC
✓ 0.1 V

0.5 V


1.0 V

DAC
8-bit

16-bit


32-bit ✓

Ex 1




CLK | Counter | V_o

CLK	Counter	V (V)
0	0 0 0	1.0 0 0
1	1 0 0	4
2	1 1 0	6
3	1 1 1	7
4	0 1 1	3
5	0 0 1	1
6	0 0 0	0




Q1) Binary Weighted Resistor DAC:

39




① Let, $a_{N-1} = 1$; other Input bits $= 0 \Rightarrow V_O = ?$



$$\therefore V_O = (-V_R) \left(-\frac{R_F}{2R_F} \right)$$

$$\therefore \boxed{V_O = +\frac{V_R}{2}}$$

② Let $a_n = 1$; other Input bits = 0 $\Rightarrow V_o = ?$



$$V_o = (-V_R) \left(-\frac{R_F}{2^{N-1}R} \right)$$

$$\therefore V_o = \frac{V_R}{2^N} \text{ Volts.}$$

Resolution = Stepsize.


Disadvantages:

- ① It requires wide range of resistors.
- ② Using this DAC the stepsize may not be constant because it is difficult to maintain the ratio of two consecutive resistor equal to constant practically.



In general,

$$\therefore V_o = V_R \left[\frac{a_0}{2^N} + \frac{a_1}{2^{N-1}} + \dots + \frac{a_{N-1}}{2} \right]$$

② 2-Bit R-2R Ladder DAC (Voltage Switched)




① Let $a_2 = 1$; $a_1 = a_0 = 0 \Rightarrow V_0 = ?$



$$V_0 = \left(-\frac{V_R}{2}\right) \left(-\frac{3R}{3R}\right).$$

$$\therefore V_0 = \frac{V_R}{2}$$

② Let $a_1 = 1$, $a_2 = a_0 = 0 \rightarrow V_0 = 1$.




$$V_{in1} = -\frac{V_R}{2}$$

$$R_{in2} = 2R$$

$$V_{in2} = -\frac{V_R}{4}$$

$$R_{in2} = 2R$$



$$V_0 = \left(-\frac{V_R}{4} \right) \left(-\frac{3R}{2R} \right)$$

$$V_0 = \frac{V_R}{4}$$

$$V_0 = \left[\overset{\text{ASB}}{\frac{C_{12}}{2}} + \frac{C_1}{4} + \overset{\text{ASB}}{\frac{C_0}{8}} \right] V_R$$

① FSO $V_o = FSO$ when

$$a_2 = a_1 = a_0 = 1$$

$$\text{i.e. } FSO = \left(\frac{V_R}{2} + \frac{V_R}{4} + \frac{V_R}{8} = \frac{7V_R}{8} \right)$$

$$= V_R - \frac{V_R}{8}$$

⊗


$$FSO = V_R - \text{weight of LSB.}$$

$$\therefore \textcircled{2} \text{ Step size} = \text{Resolution} = \frac{a_0}{8} V_R = \frac{V_R}{8}$$

* Disadvantage of voltage switched Ladder DAC is: it produces unwanted spikes at the input while switching. To overcome this we use current switched DAC.

③ 3-Bit R-2R Ladder DAC (Current Switched).

⇒



→ Duty of OP-Amp

→ It is acting as Current to Voltage Amp.

$$\rightarrow I = \frac{V}{R_{eq}} = \frac{V}{R} \rightarrow (1)$$

$$V_0 = -I' R_f \rightarrow (2)$$

P) Let $V = 10V$, $R = 1k\Omega$, $2R = 2k\Omega$


Dig. $a_2 a_1 a_0 = 101 \Rightarrow$ Analogue output?

$$\therefore I = \frac{V}{R} = 10mA$$

$$\therefore I' = \frac{I}{2} + \frac{I}{4} = 10 \left[\frac{1}{2} + \frac{1}{4} \right] = \frac{5 \times 10}{8} = \frac{25}{4}$$

$$V_0 = -\frac{25}{4} \cdot (1)$$

P=2) Determine the O/P of the following Dkt. 45



$$A_F = \left(1 + \frac{7}{1}\right) = 8.$$

$$\therefore V_o = A_F \left(\frac{1}{8} + \frac{1}{2} \right).$$

$$V_o = 8 \times \frac{5}{8}$$

$$\therefore \boxed{V_o = 5V}$$

$$\therefore \text{Contribution of } V_1 \text{ at Input} = \frac{V_1}{2} = \frac{1}{2}.$$

$$\text{" " } V_2 \text{ at Input} = \frac{V_2}{8} = \frac{1}{8}.$$

$$\therefore \text{output} = \text{Input} \times \text{Gain}$$



$$= \left[\frac{1}{2} + \frac{1}{8} \right] \times 8.$$

$$= 8 \times \frac{5}{8} \times 8$$

$$\therefore \boxed{V_o = 5V}$$

* Analog to Digital Converter:

(1) Counter Type ADC:



→ Value of Counter = ceiling $\left(\frac{\text{Input voltage}}{\text{step size}} \right)$.

* Two Features

① Conversion time depends on the input magnitude.

② Maximum Conversion time.

$$= \underline{\underline{2^N - 1.}}$$



Sampling Period :

$$T_s \geq \text{max Conv. time.}$$


$$\text{i.e. } T_s \geq (2^N - 1) T$$

$$\text{Sampling rate } f_s = \frac{1}{T_s} = \frac{1}{(2^N - 1) T} \quad \text{Hz.}$$

NOTE:

→ In Counter type A/D Converter the conversion time doubles for every 1 bit increase in size.

② Successive Approx ADC:



→ $V_d > V_{in} \Rightarrow V_d \downarrow \Rightarrow \text{SAR} \downarrow$.


→ $V_d < V_{in} \Rightarrow V_d \uparrow \Rightarrow \text{SAR} \uparrow$.

$V_d > V_{in} \Rightarrow P = 0$.

$V_d = V_{in} \Rightarrow P = 0$

$V_d < V_{in} \Rightarrow P = 1$.

* 3-BIT SAR



Time = 3T.

→ In successive approximation A/D converter the digital output is always less than the analog input.

P) $V_{in} = 2V.$

$V_d = 4V.$

DAC stepsize = 1V.


Dig output = 001.

→ In Successive approximation ADC,

① Conversion time doesn't depend on input magnitude.

② Maximum conversion time = NT.

③ 3-Bit Flash (parallel) ADC:



V_{in}	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	outputs A B C
$\frac{4V_R}{8} \leq V_{in} \leq \frac{5V_R}{8}$	0	0	0	1	1	1	1	0	<u>1 0 0</u>
$\frac{5V_R}{8} \leq V_{in} \leq \frac{6V_R}{8}$	0	0	0	0	0	1	1	0	<u>0 1 0</u>

→ In flash type ADC


- ① Conversion time doesn't depend on input magnitude.
- ② Maximum conversion time is very less it decreases and hence it is the fastest ADC.

* Disadvantage

→ N-Bit flash ADC requires $(2^N - 1)$ comparators.

✓

(4) Dual Slope (or) Integrating A/D



* V_{in} , V_R polarities must be opposite.

1) $V_0 > 0 \Rightarrow$ CLK pulses reach the counter.

2) $V_0 \leq 0 \Rightarrow$ Counter stops.

$$2) \quad V_0 = -\frac{1}{RC} \int V_{in} dt$$


If V is constant


$$\therefore \boxed{V_0 = -\frac{V}{RC} \cdot t}$$

3) Control circuitry.

$\rightarrow$ For fixed time " T_1 " $\Rightarrow$ { " S " $\rightarrow V_{in}$ " and Counter is Reset

(b) After " T_1 " $\Rightarrow$ $\begin{cases} "S \rightarrow V_R" \text{ and} \\ \text{Counter is started.} \end{cases}$ 53



CLOCK:  $\Rightarrow T = 2 \mu s$.

$T_2(1)$: $100 \mu s$. $\rightarrow$ Counter value: $\frac{100}{2} = 50$, 50 CP require

$T_2(2)$: $20 \mu s$. $\rightarrow$ Counter value: $\frac{20}{2} = 10$, 20 CP require.

If CLOCK Period = $2 \mu s$.

Case-(i) Value of Counter = $\frac{100}{2} = 50 = (000 \dots 110010)_2$.

Case-(ii) Value of Counter = $\frac{20}{2} = 10$
 $= (000 \dots 1010)_2$.

* Discharging time " T_2 ".

Voltage change during T_1 = Voltage change during " T_2 ".

$$* \therefore T_2 = \frac{|V_{in}| T_1}{|V_R|}$$

* Advantages:

- ① It is very accurate because the same capacitor is used for charging and discharging. So, that if any deviation exist the system will not be affected. Hence, it is used in all digital voltmeters.
- ② The integrator at the input eliminates the after effect of power supply noise called as "50 Hz hum" (interference).

* Disadvantage:

→ Its speed of operation is very less.

⇒ ^{I_{in}} Dual slope ADC,

- (i) Conversion time depends on input magnitude.
- (ii) Max. conversion time

$$T_{max} = T_1 + (2^N - 1) T$$

N = size of ADC
(no. of bits).

But, $T_{1, \max} = (2^N - 1) T.$


$$\therefore T_{\max} = (2^N - 1)T + (2^N - 1)T$$

$$\therefore T_{\max} \approx \frac{n+1}{2} \cdot T$$

→ In Dual Slope ADC the conversion time doubles for every 1 bit increase in size.

3) $\Sigma - \Delta$ AOC (Sigma-Delta AOC).
 $\searrow \rightarrow$ 1 Bit DPCM.

Concept:





In $\Sigma - \Delta$ AOC

signal $\rightarrow$ LPF $\left(\frac{1}{s+1} \right)$.

* Resolution of A/D:

→ It is the minimum change required at the input to obtain 1-bit change at the output.





$$\text{Resolution} = \frac{\text{Input Voltage Range}}{(2^n - 1)}$$

* For proper A/D operation.

⇒ Ripple voltage at Input < Resolution of A/D.

* Continuous signal can't be applied to the A/D. A/D can not convert continuous analog signal into digital signal directly. we require some circuitry for that. i.e. Sample and Hold Ckt.



→ Acquisition time:

→ It is the time taken for the switch to close and capacitor charge to the input voltage.

→ Aperture time:

time taken by the capacitor

Ex-9 Page-29 CR

$$\rightarrow T_1 = 300 \text{ ms} \quad V_R = 100 \text{ mV}$$

$$T_2 = 370.2 \text{ ms}$$

$$\therefore |V_{in}| T_1 = |V_R| T_2$$

$$\therefore V_{in} = \frac{370.2}{300} \times 100 \text{ mV}$$

$$V_{in} = 123.4 \text{ mV}$$

Q-10

Hint:

In ADC,

$$\text{Quantization error} = \pm \frac{\text{Stepsize}}{2}$$

$$\text{Stepsize} = \frac{1.275}{2^8 - 1} = 5 \text{ mV.}$$

$$\therefore \text{Quantization error} = \pm \frac{5}{2} \\ = \pm 2.5 \text{ mV.}$$

Q-11

Maximum Conversion Time

$$T_{\max} = 2^{N+1} \cdot T$$

$$= 2^{11} \cdot 1 \mu\text{s}$$

$$T_{\max} = 2048 \mu\text{s.}$$

$$\therefore T_s \geq T_{\max}.$$

$$\therefore T_s = 2048 \mu\text{s.}$$

$$\therefore f_s \leq 500 \text{ Hz.}$$

$$\text{Let, } f_s = 500 \text{ Hz.}$$

$$\therefore \text{Input BW} = \frac{f_s}{2}$$

$$= \frac{500}{2}$$

$$\therefore \text{BW} = 250 \text{ Hz.}$$

Q-5

$$F_{SO} = (2^N - 1) \times \text{Stepsize.}$$

$$\therefore 20 = (2^8 - 1) \times \text{Stepsize.}$$

$$\therefore \text{Stepsize} = \frac{20}{255} \text{ volts.}$$

$$\therefore V_{in} = (219)_{10} \times \frac{20}{255}$$

$$\therefore V_{in} = 17. \text{ V}$$

Q-3

8-bit ADC $\rightarrow$ 0-5V.

$$0\text{V} \longrightarrow 0000 \quad 0000 = 00\text{H.}$$

$\vdots$

$$2.5\text{V} \longrightarrow 1000 \quad 0000 = 80\text{H}$$

$\vdots$

$$5\text{V} \longrightarrow 1111 \quad 1111 = \text{FFH.}$$

P)

8-bit ADC $\rightarrow$ -5 to +5

$$-5 \longrightarrow 0000 \quad 0000 = 00\text{H.}$$

$\vdots$

$$1\text{V} \longrightarrow 0000 \quad 0000 = 80\text{H}$$