


FIELD EFFECT TRANSISTORS. (FET)



INTRODUCTION:-

→ BJT is having following disadvantages:-

1. The i/p impedance is low.
2. The noise level is comparatively high because BJT is a bipolar.
3. BJT is a current controlled device.


→ FET is having following advantages:-

1. The i/p impedance is high.

2. The noise is comparatively less because FET is a unipolar device.
3. FET is a voltage controlled device.

10/11/14


□ N- CHANNEL FET.





$$I_G = I_G + I_D$$

$$I_G = 0$$

$$I_S = I_D$$



□ P- CHANNEL FET.




□ FET PARAMETER DESIGN.

1. ac drain resistance, $r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{const}}$

2. Trans conductance, $g_m = \left. \frac{\Delta I_D}{\Delta V_{GS}} \right|_{V_{DS} = \text{const}}$


3. Amplification Ratio, $\mu = \left. \frac{\Delta V_{DS}}{\Delta V_{GS}} \right|_{I_D = \text{const}}$

$$\mu = g_m r_d$$



□ IMPORTANT POINTS IN FET.

n-Channel FET




i/p parameter

V_{GS}, I_G

o/p parameter

V_{DS}, I_D

P-Channel FET



1. I_G is called as leakage current or reverse saturation current $I_G \approx 0$.

2. There will no i/p characteristics study in FET because i/p is open device.

3. There are two graphs in FET → (i) drain characteristics


$$V_{DS} \text{ vs } I_D \big|_{V_{GS} = \text{constant}}$$

(ii) Transfer characteristics $V_{GS} \text{ vs } I_D \big|_{V_{DS} = \text{constant}}$


4. For FET analysis transfer characteristics are more dominant than drain characteristics.

- 5. The Q point in FET is defined as $Q(I_{DQ}, V_{GSQ}) \rightarrow$ transfer graph.
- 6. FET is always thermally stable because I_D is independent of temperature.

Thermally stable.




7. FET BIASING.



In FET biasing we have to fix the V_{GS} voltage independent of DC battery therefore I_D will be constant.

WORKING PRINCIPLE OF FET.


CASE I:- $V_{GS} = 0V, V_{DS} = 0V$.




1. As $V_{GS} = 0V$ max^m channel can be formed.

2. As $V_{DS} = 0V$ the drain current I_D becomes zero.


Case II :- $V_{GS} = 0V$; $V_{DS} \neq 0V$.





Pinch off
 $V_{DS} = 1V$
 $V_{DS} = 2V$
 $V_{DS} = 3V$
 Pinch off



Case III :- $V_{GS} \neq 0V$, $V_{DS} \neq 0V$.



"on"
 $V_{DS} = 3V$
 $V_{DS} = 2V$
 $V_{DS} = 1V$
 $V_{DS} = 0V$




□ PINCH OFF VOLTAGE.

$$V_p = \frac{aqN_A}{2\epsilon} \quad (\text{or}) \quad V_p = \frac{aqN_D}{2\epsilon}$$

Channel FET n Channel FET

Where N_A = Acceptor concentration $\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m}$
 N_D = Donor concentration $\epsilon_r = 12 (\text{Si})$
 $\epsilon = \epsilon_0 \epsilon_r$



□ TRANS CONDUCTANCE (g_m) :

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \frac{\partial I_{DSS}}{\partial V_{GS}} \left[1 - \frac{V_{GS}}{V_p} \right]^2$$

$$g_m = \frac{-2 I_{DSS}}{V_p} \left[1 - \frac{(V_{GS})_Q}{V_p} \right]$$


$$g_{m0} = \frac{-2 I_{DSS}}{V_p} \rightarrow \text{max}^m \text{ transconductance at } V_{GS} = 0$$

□ FET BIASING.

(1) $I_G = 0$ (3) $I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$


(2) $I_D = I_S$ (4) $Q((I_D)_Q, (V_{GS})_Q)$

MODEL 1.





1. $(V_{GS})_Q = -V_{GS}$
2. $(I_D)_Q = I_{DSS} \left[1 - \frac{(V_{GS})_Q}{V_p} \right]^2$
3. $(V_{DS})_Q = V_{DD} - (I_D)_Q R_D$
4. $(V_D)_Q = (V_{DS})_Q$
5. $(V_S)_Q = 0$

6. $(V_{GS})_Q = (V_{GS})_Q$



MODEL-2. (VOLTAGE DIVIDER BIAS)



$$V_{G1} = V_{DD} \times \frac{R_2}{R_1 + R_2}$$


$$R_g = R_1 || R_2$$

$$V_{G1} = V_{GS} + I_D R_S$$

$$V_{GS} = V_{G1} - I_D R_S$$

$$I_D R_S > V_{G1}$$

$$V_{GS} = (-)ve (RB)$$




Suppose

$$(I_D)_Q = 1mA$$

$$(V_{GS})_Q = V_{G1} - (I_D)_Q R_S$$

MODEL-3 SELF BIASING




$$V_{G1} = V_{GS} + I_D R_S$$

$$0 = V_{GS} + I_D R_S$$

$$V_{GS} = - I_D R_S$$

STABLE



$$\begin{aligned} V_{GS} = 1V & \left\{ \begin{array}{l} I_D = 1mA \\ R_S = 1K\Omega \end{array} \right. \\ V_{GS} = -2V & \left\{ \begin{array}{l} I_D = 2mA \\ R_S = 1K\Omega \end{array} \right. \\ V_{GS} = -3V & \left\{ \begin{array}{l} I_D = 3mA \\ R_S = 1K\Omega \end{array} \right. \end{aligned}$$



Suppose if
 $(I_D)_Q = 1mA$
 $(V_{GS})_Q = -(I_D)_Q R_S$

□ FET AMPLIFIER MODEL

$$I_D = f(V_{GS}, V_{DS})$$

$$I_D = \frac{\partial I_D}{\partial V_{GS}} V_{GS} + \frac{\partial I_D}{\partial V_{DS}} V_{DS}$$



$$I_D = g_m V_{GS} + \frac{V_{DS}}{r_d}$$




□ PRACTICAL FET AMPLIFIER MODELS.

1. Common Source bypass Amplifier.
2. Common Source un bypass Amplifier
3. Common Drain Amplifier.
4. Common Gate Amplifier

1. COMMON SOURCE BYPASS AMPLIFIER.



2. COMMON SOURCE UNBYPASS AMPLIFIER.



$$V_o = (I_D - g_m V_{gs}) r_d + I_D R_s$$

$$V_i = V_{gs} + I_D R_s$$

$$V_{gs} = -I_D R_s$$

$$Z_o = \frac{V_o}{I_D} = r_d + (1 + \mu) R_s$$

$$Z_o' = R_D \parallel r_d + (1 + \mu) R_s$$

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -I_D R_D$$

$$I_D R_D + (I_D - g_m V_{gs}) r_d + I_D R_s = 0$$

$$V_{gs} = V_i - I_D R_s$$

$$\Rightarrow I_D R_D + \{ I_D - g_m (V_i - I_D R_s) \} r_d + I_D R_s = 0$$

$$\Rightarrow I_D (R_D + r_d + g_m R_s r_d + R_s) = g_m V_i r_d$$

$$I_D = \frac{g_m V_i}{\frac{r_d}{r_d} + \frac{R_D}{r_d} + \frac{g_m R_s r_d}{r_d} + \frac{R_s}{r_d}}$$





$$\Rightarrow I_D = \frac{g_m V_i}{1 + g_m R_s}$$

$$\frac{V_o}{V_i} = \frac{-g_m R_D}{1 + g_m R_s}$$

$$g_m R_s \gg 1 \text{ (FET)}$$

$$\frac{V_o}{V_i} = -\frac{R_D}{R_s}$$

3. COMMON DRAIN AMPLIFIER



KVL at o/p

$$g_m V_{GS} + I_D = \frac{V_o}{r_d} + \frac{V_o}{R_s}$$

$$V_i = V_{GS} + V_o$$

$$V_{GS} = -V_o$$

$$-g_m V_o + I_D = V_o \left[\frac{1}{r_d} + \frac{1}{R_s} \right]$$

$$I_D = V_o \left[\frac{1}{r_d} + \frac{1}{R_s} + g_m \right]$$

$$Z_o = \frac{V_o}{I_o} = \frac{1}{\frac{1}{r_d} + \frac{1}{R_s} + g_m} = \frac{1}{\frac{1}{R_s} + g_m} = R_s \parallel \frac{1}{g_m} \approx \frac{1}{g_m} (100 \Omega) \text{ FET}$$

$$Z_o = R_s \parallel \frac{1}{g_m} \approx \frac{1}{g_m} (100 \Omega) \text{ FET}$$

$$V_o = g_m V_{GS} R_s$$

$$V_i = V_{GS} + V_o$$


$$V_i = V_{GS} [1 + g_m R_s]$$

$$\frac{V_o}{V_i} = \frac{g_m R_s}{1 + g_m R_s}$$

$$g_m R_s \gg 1$$

$$\frac{V_o}{V_i} \approx 1$$

4. COMMON GATE AMPLIFIER.



CONCLUSION:-

	Z_i	Z_o	A_v
CS By Pass	R_g	$R_D \parallel r_d$	$-g_m R_D$
CS unby Pass	R_g	$R_D \parallel r_d + (1+\mu)R_s$	$\frac{-g_m R_D}{1+g_m R_s}$
Common Drain	R_g	$R_s \parallel \frac{1}{g_m}$	$\frac{g_m R_s}{1+g_m R_s}$
Common gate	R_g	$R_D \parallel r_d$	$g_m R_D$