



MICROPROCESSORS

- 80% Instruction Set
- 10% Mem, I/O Interfacing
- 10% Miscellaneous.


→ Topics:

- ① Block diag. & pin diag of 8085 MP.
- ② Mem Interfacing.
- ③ I/O Interfacing.
- ④ Instruction, Machine cycles.
- ⑤ Timing Diagram.
- ⑥ Instruction set.
- ⑦ Addressing modes.

∴ 8085 μ P

① ~~16 Address~~ * Features:

① 16 Address Lines



$$\text{Mem. Capacity} = 2^{16} = 2^6 \cdot 2^{10} = 2^6 \cdot 1 \text{ KB} \\ = \boxed{64 \text{ KB.}}$$

② 8 Data lines:

$$= \boxed{D_7 - D_0}$$

③ Frequency of μ P.

$$f = 3.072 \text{ MHz}$$

$$\boxed{f = 3.072 \text{ MHz}} ; \text{ Clock period } T = \frac{1}{f}$$

$$\boxed{T = \frac{1}{f} = 320 \text{ ns.}}$$



④ Von Neumann Architecture.

↓

Architecture

→ In Von Neumann architecture ⁶³ Program and data are store into the same memory.

→ In Harvard Architecture Program and data are stored in separate memories with separate Buses.

Eg: ARM microcontroller.
= DSP processors.

⑤ 'CISC' Processor.

CISC = Complex instruction set Computer.

↓

RISC = Reduced instruction set Computer.

e.g. (i) ARM Controller.
= (ii) DSP processor.

⑥ NMOS Tech.

NOTE:


4004, 8008
used +5V, -5V, +12V supply.

⑦ only +5V Supply is used.

⑧ TTL Compatible.


⑨ 8085 μ P is a 8-bit μ P because its ALU Capacity is 8-bits.

* Block Diagram of 8085 μ P.




W, Z = Temp. Reg.

→ 8-bit Register (R) ⇒ (7), Reg. pairs / 16 bit Reg. (RP) ⇒ (3)




→ PSW₁₆ = Program Status Word₁₆



→ PC: Program Counter.


⇒ Program Counter contains the address of the next instruction.

→ It is called IP (Instruction pointer) in 8086 μ P.



⇒ SP₁₆ = Stack Pointer₁₆

* Flag Register:



S: Sign flag.

Z: zero flag.

P: Parity flag.

CY: Carry flag.

① Sign flag:

→ $S=1$ if MSB of ALU Result = 1
⇒ $S=1$ if ALU Result is '-ve'.

② zero flag:

→ $Z=1$ if ALU operation Results = 00_{H} .

③ Parity flag:

→ $P=1$ if ALU Results has "even parity".

④ CY: Carry Flag:

→ $CY=1$ if carry occurs during Addition (OR)
borrow occurs during Subtraction.

⑤ Ac: Aux Carry:

if carry occurs from Lower to upper nibble (or)

NOTE:

→ The programmer can not excess the AC flag, MP uses internally for BCD addition.

E.g.

$$\begin{array}{r} \text{EDH} = 1110 \quad 1101_2 \\ + \text{CBH} = + 1100 \quad 1011_2 \\ \hline 1011 \quad 1000 \\ = \\ 5 = 1 \end{array}$$

$$\text{AC} = 1.$$

$$\text{Z} = 0.$$

$$\text{P} = 1 \quad (\text{even Parity}).$$

$$\text{CY} = 1.$$

* As $x=1$, $y=1$.

⇒ No overflow


(or)

* Two -ve nos are added.

Result is -ve

⇒ No overflow.

* Pin Diagram of 8085 MP.



⇒

$I_0/\bar{M}$	S_1	S_0	operation
0	1	1	opcode Fetch M/C
0	1	0	mem Read M/C
0	0	1	mem write M/C
1	1	0	IO Read M/C
1	0	1	IO write M/C
1	1	1	Interrupt Ack M/C


⇒ Multiplexing:

* READY

{ 1 Normal
0 WAIT State


→ Ready pin is used to synchronise the μP with slow speed peripherals and memories.

Eg.



* HOLD and HLDA:

e.g.



→ In DMA transfer up acquires the Buses from DMA Controller when the HOLD pin becomes Low

→ Two Modes of operation:

① Burst Mode:

→ In this mode the Buses are handed over to the microprocessor only after the entire data transferred to memory.

② Cycle Stealing:

→ In this mode the Control of the Buses switches Back and forth betⁿ MP and DMA Controller.

* X_1 & X_2 :



$$f = 3.072 \text{ MHz.}$$

$$\begin{aligned} f_{\text{crystal}} &= 2 \times f_{\text{MP}} \\ &= 2 \times 3.072 \text{ MHz} \end{aligned}$$

$$f_{\text{crystal}} = 6.144 \text{ MHz}$$


→ The crystal freq. is divided by two to convert single phase clock into a two phase clock because 2 phase MOSFET

MOSFET Shift Register.

71


* Rest in & Reset out.

⇒ Power on Reset




→ When μp is reset


- (i) All the Registers are clear including PC.
- (ii) All the Buses enter into high impedance state.
- (iii) μp Processor Fetches its next instruction from memory location 0000H.



* CLK out:



Ex: In the following decoder, determine the number of valid outputs and their functions




Ans:

$I_o/\bar{m}$	$\bar{R}_D$	$\bar{W}_R$	Outputs
0	0	0	0 → Invalid
0	0	1	1 → $\overline{MEMR}$
0	1	0	2 → $\overline{MEMW}$
0	1	1	3 → Invalid
1	0	0	4 → Invalid
1	0	1	5 → $\overline{IOR}$
1	1	0	6 → $\overline{IOW}$
1	1	1	7 → Invalid.

* Demultiplexing of $AD_7 - AD_0$.

73



MP

① Address = $4250H$.



② Data = $F7H$.

* Latch is enable, when Address is sent on $AD_7 - AD_0$

* Latch is disable, when data is sent on $AD_7 - AD_0$


→ The disadvantages of multiplexing is it reduces the MP speed of operation because of the time taken in Demultiplexing.

* Hardware Interrupts.



	Priority	Vector Address	Masking	Types of triggering
TRAP (RST 4.5)	Highest	0024H	(NMI)	Positive edge + level
RST 7.5		003CH	Maskable	Positive edge
RST 6.5		0034H		
RST 5.5		002CH		Level
INTR	Least	(NVI)		

* Memory IC's:



$$1 \text{ KB memory} = 1024 \times 8$$

$$= \frac{10}{2} \times \frac{8}{8} \text{ (OIP)}$$

$$\rightarrow \text{if S.A.} = 3800 \text{ then E.A.} = \begin{array}{r} 3800 \\ + 03FF \\ \hline 3BFF_H \end{array}$$

$$\rightarrow \text{if E.A.} = FFFF \text{ then S.A.} = \begin{array}{r} FFFF_H \\ - 03FF_H \\ \hline FC00_H \end{array}$$

Ex-1 Determine the starting address of 2764 memory IC if its ending address is AA5FH.

Ans:

NOTE: MEM IC

←	27 $\frac{16}{8} = 2 \text{ KB}$	←	RAM
←	27 $\frac{32}{8} = 4 \text{ KB}$	←	61 $\frac{32}{8}$
←	27 $\frac{64}{8} = 8 \text{ KB}$	←	61 $\frac{64}{8}$
←	27 $\frac{128}{8} = 16 \text{ KB}$	←	61 $\frac{128}{8}$

EPROM

$$\begin{aligned} \rightarrow \text{Memory size } 8\text{KB} \\ &= 2^3 \times 2^{10} \times 8 \\ &= 2^{13} \times 8. \end{aligned}$$

13 $\rightarrow$ Address lines.


$\therefore AA5F_H$.

$$\begin{aligned} E.A. &= 0001 \ 1111 \ 1111 \ 1111 \\ &\quad 1FFF \end{aligned}$$

$$\begin{aligned} \therefore S.A. &= AA5F_H \\ &\quad - 1FFF_H \\ \hline &\quad 8A60_H \end{aligned}$$

Ex 2 Determine the size of the memory whose starting and ending address are $3A00_H$ & $79FF_H$ respectively.

Ans:




Hence, Memory size

* Memory Expansion:

79

* Construct a 4KB memory by using 1KB Memory ICs


10 10 10 10



* Construct a 1KB memory using 1024x4 MEM IC's $\rightarrow$ 1KB Mem. = 1024x8.

p) Construct a 1KB memory using 1024×4 IC's.

→ 1KB mem = 1024×8 .




(P) How many 256×4 memory IC's are require.
to construct a 32KB memory.

Ans: No. of mem ICs = $\frac{\text{Required size of mem}}{\text{Given size of mem.}}$

$$= \frac{32 \times 1024 \times 8}{256 \times 4}$$

$$= 256.$$



128 rows

Ex-2 A digital computer has 20 address lines and 24 data lines. How many memory ICs having 16 address lines and 8 data lines are required to feed the memory of the computer?

Ans:


$$\text{No. of mem ICs} = \frac{\text{Required size of mem}}{\text{given size of mem.}}$$

$$= \frac{2^{20} \times 24}{2^{16} \times 8}$$

$$= 16 \times 3$$

$$= 48.$$


→ 16 rows, 3 columns.




$$2^{20} \times 24 = \text{memory.}$$

* Memory Mapping:

→ It is the process of assigning address range to all the memory ICs in a microcomputer.



Ex 1 In a micro computer a 1KB memory IC is interface ^{into} the μP as shown in the following figure: Determine the address range of the memory IC



$A_{15} \text{ --- } A_{10}$					$A_9 \text{ --- } A_0$						
1	1	0	1	0	0	0	0	0	0	0	0
1	1	0	1	0	1	1	1	1	1	1	1

$= D400_H$


$= D7FF_H$

Addr. Range: $D400_H - D7FF_H$.

→ In the above interfacing as all 16 addr. lines are utilized it is called absolute decoding which results in one to one mapping.


Ex-2 A 8kB memory IC is interface to the microprocessor as shown in the figure. Determine the address range of the memory IC.

Ans:



* A_{13} address line is unused.


~~A_{15}~~



* "A₁₃" addr line is unused
 $\Rightarrow$ Partial Decoding $\Rightarrow$ many to one mapping.

NOTE: In partial decoding if $\frac{n}{2}$ address line are unused into results $\frac{n}{2}$ foldback memories.

Ex 1: Which of the following indicate the address of the memory IC shown below:



$\rightarrow$ mem is selected only when

$$A_{15}A_{14}A_{13}A_{12} = 1101 = D_{H.}$$


(a) B200_H - B3FF_H

(b) F800_H - F9FF_H

(c) D000_H - DBFF_H

Ex 2. Which of the following doesn't indicate the address of the memory IC shown below:

83



S.A. =

$A_{15} - A_{10}$	A_9	A_8	$A_7 \dots A_0$
0 0 0 0 0 0 0	0	1	0 0 0 0 0 0 0 0

E.A. =

1	0	0 0 0 0 0 0 0 0
---	---	-----------------

→ Starting Add. must have $A_9=0, A_8=1$.
 → Ending Add. must have $A_9=1, A_8=0$.

	A_9	A_8	A_7	A_6	A_5	
Ⓐ $3100_H - 32FF_H \Rightarrow 3100_H =$	0	0	1	0	0	Valid
$32FF_H =$	0	0	1	1	0	
Ⓑ $8D00_H - 8E FF_H \Rightarrow 8D00_H =$	1	1	0	1		valid
$8E FF_H =$	1	1	1	0		
Ⓒ $F400_H - F5 FF_H \Rightarrow F400_H =$	0	1	0	0		Invalid
$F5 FF_H =$	0	1	0	1		
Ⓓ $C900_H - CA FF_H \Rightarrow C900_H =$	1	0	0	1		