# 6

## Integrated-Circuit Logic Families



## Multiple Choice Questions


- Q.1 Consider the following statements describing the property of a complementary MOS (CMOS) inverter:
  - 1. It is a combination of an n-channel FET and a p-channel FET.
  - 2. There is power dissipation when the input carries the logical 1 signal.
  - 3. There is no power dissipation when the input carries the logical 1 signal.
  - 4. There is power dissipation during transition from 0 to 1 or from 1 to 0.

Which of the statements given above are correct?

- (a) 1, 2 and 3
- (b) 2, 3 and 4
- (c) 1, 3 and 4
- (d) 1, 2 and 4

[ESE-2006]

Q.2 The NMOS circuit shown below is a gate of the type



- (a) NAND
- (b) NOR
- (c) AND
- (d) EXCLUSIVE OR [ESE-2003(EE)]

- Q.3 A inverter gate has guaranteed output levels as: logic '1' = 3.8 V and logic '0' = 0.7 V. The maximum low level input voltage at which the output remains high = 2 V. The minimum high-level input voltage at which the output remains low = 3.1 V. What are the noise margins of this gate?
  - (a)  $NM_H = 2.4 \text{ V}, NM_I = 1.8 \text{ V}$
  - (b)  $NM_H = 1.8 \text{ V}, NM_I = 1.3 \text{ V}$
  - (c)  $NM_H = 0.7 \text{ V}, NM_I = 1.8 \text{ V}$
  - (d)  $NM_H = 0.7 \text{ V}, NM_L = 1.3 \text{ V}$

[ESE-2004(EE)]

Q.4 For a logic family

 $V_{O\!H}$  is the minimum output high level voltage  $V_{O\!L}$  is the maximum output low level voltage  $V_{I\!H}$  is the minimum acceptable input high level voltage

 $V_{IL}$  is the maximum acceptable input low level voltage

The correct relationship among these is:


- (a)  $V_{IH} > V_{OH} > V_{IL} > V_{OL}$
- (b)  $V_{OH} > V_{IH} > V_{IL} > V_{OL}$
- (c)  $V_{IH} > V_{OH} > V_{OL} > V_{IL}$
- (d)  $V_{OH} > V_{IH} > V_{OL} > V_{IL}$

[ESE-1999]

- Q.5 The open collector output of two 2-input NAND gates are connected to a common pull-up resistor. If the inputs of the gates are A, B and C, D respectively, the output is equal to
  - (a)  $\overline{AB}\overline{CD}$
- (b)  $\overline{AB} + \overline{CD}$
- (c) AB + CD
- (d)  $AB \times CD$

[ESE-2002]

Q.6 The figure shows the internal schematic of a TTL AND-OR-Invert (AOI) gate. For the inputs shown in the figure, the output Y is




(a) 0

(c) AB

(d)  $\overline{AB}$ [GATE-2004]

Q.7 The logical expression for the output 'Y' of the diode circuit below is




(a) (A + B)C

(b)  $\overline{A+B}+C$ 

(c)  $(\overline{A+B})C$ 

(d) AB + C

Q.8 An NMOS circuit is shown in the figure below:




The logical expression for the output (Y) equals to

(a)  $\overline{P(Q+R)+ST}$  (b)  $P(\overline{Q+R})\cdot ST$ 


(c)  $P + (\overline{QR})(S+T)(d)(\overline{P+Q})R + \overline{ST}$ 

Q.9 Consider a DTL circuit as given below:



If all the inputs (A, B, C) are high then,

- (a) Input diodes  $D_1$  is ON and  $D_2$  is OFF,  $Q_1$  is in cut-off mode and  $Y = \overline{ABC}$ .
- (b) Input diodes  $D_1$  and  $D_2$  is ON,  $Q_1$  is in active mode and  $Y = \overline{A + B + C}$ .
- (c) Input diodes  $D_1$  and  $D_2$  is ON,  $Q_1$  is in saturation mode and  $Y = \overline{ABC}$ .
- (d) Input diodes  $D_2$  is ON and  $D_4$  is OFF,  $Q_4$  is in saturation and Y = ABC.
- **Q.10** In the TTL circuit in the figure,  $S_2$ ,  $S_1$  and  $S_0$  are select lines and  $x_7$  and  $x_0$  are input lines.  $S_0$  and  $x_0$  are LSBs. The output Y is



(a) indeterminate

(b) A⊕B

(c) <u>A⊕B</u>

(d)  $\overline{C}(\overline{A \oplus B}) + C(A \oplus B)$ [GATE-EC:2001]

- Q.11 Which of the following is not a type of output configuration in TTL gates?
  - (a) Totem-pole output
  - (b) Open-collector output
  - (c) Transmission-Gate output
  - (d) Tri-state output

Q.12 The DTL, TTL, ECL and CMOS family of digital ICs are compared in the following 4 columns

(P) (Q) (R) (S)

DTL DTL TTL CMOS Fanout is minimum

**Power Consumption** TTL CMOS ECL DTL is minimum


Propagation delay is CMOS ECL TTL TTL minimum

The correct column is

(a) P (c) R (b) Q (d) S

[GATE-EC:2003]

Q.13 Identify the logic gate given in the figure.




(a) NOR

(b) NAND (d) OR

(c) AND 🖟

Q.14 A CMOS implementation of a logic gate is shown in the following figure:



The boolean logic function realized by the circuit is

(a) AND


(b) NAND (d) OR

(c) NOR

[GATE-IN:2007]

[GATE-IN:2005]

Q.15 The expression for output "Y" for the circuit given below is



(a)  $\overline{A} \cdot (\overline{B} + \overline{C})$ 

(b) A + BC

(c)  $\overline{A} + \overline{B}\overline{C}$ 

(d) A(B+C)

- Q.16 The switching speed of ECL is very high, because the transistors
  - (a) are switched between cut-off and saturation
  - (b) are switched between active and saturation
  - (c) are switched between active and cut-off
  - (d) may operate in any of the three regions
- Q.17 The figure of merit of a logic family is given by
  - (a) Gain bandwidth product
  - (b) (Propagation delay time)  $\times$  (power dissipation)
  - (c) (Fan out) x (Propagation delay time)
  - (d) (Noise-margin) × (Power dissipation)
- Q.18 Match List-I with List-II and select the correct answer using the code given below the Lists:

List-II List-I

1. High fan-out A. HTL

B. CMOS 2. Highest speed of operation

3. High noise immunity C. I<sup>2</sup>L

D. ECL 4. Lowest product of power & delay Codes:

С D A B

(a) 3 4 1 2

(b) 2 3

(c) 3 4 2

(d) 2 1

## <u>00</u>

## Numerical Data Type Questions

Q.19 The inverter 74 AL S01 has the following specifications:

 $I_{OH\, \rm max}$  = -0.4 mA,  $I_{OL\, \rm max}$  = 8 mA,  $I_{IH\, \rm max}$  = 20  $\mu$ A,  $I_{IL\, \rm max}$  = -0.1 mA. The fan out based on the above will be


Q.20 An IC family has an average propagation delay of 10 ns and an average power dissipation of 5 mW. Figure of merit of IC family is\_\_\_\_\_ pJ.



### Try Yourself

T1. The fan-out of the TTL gate having  $I_{OH} = -8 \mu \text{A}$ ,  $I_{IH} = 40 \mu \text{A}$ ,  $I_{OL} = 16 \text{ mA}$ ,  $I_{IL} = -1.6 \text{ mA}$  is equal to \_\_\_\_\_.

T2. The transistors used in a portion of the TTL gate shown in the figure have a  $\beta = 100$ . The base-emitter voltage of is 0.7 V for a transistor in active region and 0.75 V for a transistor in saturation. If the sink current I = 1 mA and the output is at logic 0, then the current  $I_R$  will be equal to \_\_\_mA.



食星芽草