

DIGITAL ELECTRONICS :-

Boolean Algebra :-

→ G. Boole in 1854

→ He used switches

ON - '1'

OFF - '0'

Minimization :-

→ Boolean algebra is used when no. of variables are less and o/p is either '0' or '1'.

→ K-Map is used when no. of variables are upto 5 and o/p can be 0, 1 or X (Don't care)

→ Quine McCluskey is used for any no. of variable

Theorems :-

(I) NOT :-

$$A \rightarrow \bar{A} \text{ or } A'$$

$$\bar{\bar{A}} \rightarrow A$$

(II) AND Operation :-

0	0	=	0
0	1	=	0
1	0	=	0
1	1	=	1

**

A	A	=	A
A	0	=	0
A	1	=	A
A	$\bar{A}$	=	0

(III) OR Operation :-

0	+	0	=	0
0	+	1	=	1
1	+	0	=	1
1	+	1	=	1

**

A	+	A	=	A
A	+	0	=	A
A	+	1	=	1
A	+	$\bar{A}$	=	1

$$\rightarrow A + A + A \dots = A$$

$$\rightarrow 1 + A + B + C \dots + Z = 1$$

Ques:- Minimize $AB + A\bar{B}$

Soln:- $A(B + \bar{B}) = A$

$\rightarrow B$ (Redundant)

Ques:- $A\bar{B} + AB\bar{C} + ABC$ Min. no. of NAND

Soln:- $A\bar{B} + AB(\bar{C} + C)$

$$= A\bar{B} + AB = A(B + \bar{B}) = A$$

$\rightarrow$ Zero NAND gate

Advantages of Minimization:-

- (i) No. of logic gates will decrease
- (ii) Speed inc.
- (iii) Power dissipation dec.
- (iv) Cost dec.
- (v) Complexity of ckt dec.

Ques:- Minimize $A\bar{B} + AB + \bar{A}B + \bar{A}\bar{B} \rightarrow$ SOP

Soln:- $A(\bar{B} + B) + \bar{A}(B + \bar{B})$

$$= A + \bar{A} = 1$$

Ques:- Minimize $(A+B)(A+C)$

Soln:- $A \cdot A + AC + AB + BC$

$$= A + AC + AB + BC$$

$$= A(1 + C + B) + BC = A + BC$$

Short-cut:-

$$(A+B)(A+C) = A + BC$$

$$(\bar{x} + y)(\bar{x} + z) = \bar{x} + yz$$

Ques:- Minimize $(A+B+C)(A+\bar{B}+C)(A+B+\bar{C})$

Soln:- $(A+B+0)(A+\bar{B}+C)$

$$= A + B\bar{B} + BC = A + BC$$

Ques:- Minimize $(A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B})$

Soln:- $(A+0)(\bar{A}) = 0$

Distribution theorem:-

$$A + BC = (A+B)(A+C)$$

$$(1) \quad (2) \quad (3) \quad (1+2) \quad (1+3)$$

Ques:- Minimize the following expressions

(I) $A + \bar{A}B$ Soln:- (I) $(A+\bar{A})(A+B) = A+B$

(II) $A + \bar{A}\bar{B}$ (II) $(A+\bar{A})(A+\bar{B}) = A+\bar{B}$

(III) $\bar{A} + AB$ (III) $(\bar{A}+A)(\bar{A}+B) = \bar{A}+B$

(IV) $\bar{A} + A\bar{B}$ (IV) $(\bar{A}+A)(\bar{A}+\bar{B}) = \bar{A}+\bar{B}$

Ques:- Minimize $ABC + \bar{A}BC + AB\bar{C}$

Soln:- $(A+\bar{A})BC + AB\bar{C}$

$$= BC + AB\bar{C}$$

$$= B(C + A\bar{C}) = B[(C+A)(C+\bar{C})]$$

$$= AB + BC$$

Ques:- Minimize $AB + \bar{A}B + \bar{A}\bar{B}$

Soln:- $(A+\bar{A})B + \bar{A}\bar{B} = B + \bar{A}\bar{B}$

$$= (B+\bar{A})(B+\bar{B}) = \bar{A}+B$$

Ques:- $\bar{A}\bar{B} + BC + B\bar{C} \rightarrow$ Minimize

Soln:- $\bar{A}\bar{B} + B(C+\bar{C}) = B + \bar{A}\bar{B}$

$$= (A+\bar{B})(B+\bar{B}) = A+B$$

Ques:- Minimize $AB + \bar{A}C + BC$ & Also find reductant

Soln:- $AB + C(\bar{A} + B)$

$$= (AB + C)(AB + \bar{A} + B)$$

$$= (AB + C)(B(A+1) + \bar{A})$$

$$= (AB + C)(\bar{A} + B) = AB + \bar{A}C + BC$$

$$= AB + \bar{A}C + BC(A + \bar{A})$$

$$= AB + \bar{A}C + ABC + \bar{A}BC$$

$$= AB(1 + C) + \bar{A}C(1 + B) = AB + \bar{A}C$$

Short cut :-

Consensus theorem:-

$$AB + \bar{A}C + BC = AB + \bar{A}C$$

(I) Three variables (II) Each variable twice

(III) Only one variable is complemented / Uncomplement

$$AB + AC + \bar{B}C = AB + \bar{B}C$$

For POS form:-

Ques:- $(A+B)(\bar{A}+C)(B+C) \rightarrow$ Minimize

Soln:- $(A+B)(\bar{A}+C)$ / Ans

Ques:- $(A+B)(B+C)(A+\bar{C}) \rightarrow$ Minimize

Soln:- $(B+C)(A+\bar{C})$

Ques:- $(A+B)(\bar{B}+C)(A+C) \rightarrow$ Minimize

Soln:- $(A+B)(\bar{B}+C)$

Ques:- $\bar{A}\bar{B} + \bar{B}\bar{C} + A\bar{C} \rightarrow$ Minimize

Soln:- $\bar{A}\bar{B} + A\bar{C}$

Ques:- $\bar{A}\bar{B} + \bar{B}C + \bar{A}\bar{C} \rightarrow$ Minimize

Soln:- $\bar{B}C + \bar{A}\bar{C}$

Ques:- $(\bar{A}+\bar{B})(\bar{B}+\bar{C})(A+\bar{C}) \rightarrow$ Minimize

Soln:- $(\bar{A}+\bar{B})(A+\bar{C})$

Transposition theorem:-

$$(A+B)(\bar{A}+C) = A\bar{C} + \bar{A}B$$

Demorgan's theorem:-

$$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$$

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

Boolean Algebra:-

(1) Theorems $\rightarrow$ Minimization

(2) SOP $\rightarrow$ Minimal
 $\rightarrow$ Canonical

(3) POS

(4) Truth Tables

(5) Dual

(6) Complement

(7) Venn diagram

(8) switching circuits

(9) Statements

$$\text{Minimize } \rightarrow \underbrace{XY}_A + \underbrace{\bar{X}Y}_{\bar{A}} \underbrace{WZ}_B$$

$$\text{Soln:- } (A+\bar{A})(A+B) = XY+WZ$$

SOP:-

$\rightarrow$ SOP form is used when o/p logic expression is logic '1'.

$\rightarrow \underline{ABC} + \underline{\bar{A}BC} + \underline{AB\bar{C}} \rightarrow$ each term is called minterm

$\rightarrow$ min term = 5 $\rightarrow$ 101 $\rightarrow A\bar{B}C$

ques:- For the given truth table minimised SOP is

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	1

$$\begin{aligned}
 \text{Soln:- } Y &= \overline{A}\overline{B} + A\overline{B} + AB \\
 &= \overline{B}(\overline{A} + A) + AB = \overline{B} + AB \\
 &= (A + \overline{B})(B + \overline{B}) = A + \overline{B}
 \end{aligned}$$

Standard SOP form :-

$$Y(A, B) = \sum m(0, 2, 3)$$

ques:- Minimize $f(A, B) = \sum m(0, 1, 3)$

$$\begin{aligned}
 \text{Soln:- } &\overline{A}\overline{B} + \overline{A}B + AB \\
 &= \overline{A}(\overline{B} + B) + AB = \overline{A} + AB \\
 &= (A + \overline{A})(\overline{A} + B) = \overline{A} + B
 \end{aligned}$$

Note:-

$$A + \overline{A}B = A + B \rightarrow \text{Minimal SOP (can't min. further)}$$

$$\begin{aligned}
 A + \overline{A}B &= A(B + \overline{B}) + \overline{A}B \\
 &= A(B + \overline{B}) + \overline{A}B \\
 &= \underline{AB + A\overline{B} + \overline{A}B}
 \end{aligned}$$

Canonical SOP (in variables)

In canonical form each min term contains all variables

$\sum m(1, 2, 3) \rightarrow$ Standard SOP (in numbers)

ques:- No. of minterms present in canonical expression of $A + \overline{B}C$

(a) 3 (b) 4 (c) 5 (d) 6

$$\begin{aligned}
 \text{Soln:- } &A(B + \overline{B})(C + \overline{C}) + \overline{B}C(A + \overline{A}) \\
 &= A(BC + B\overline{C} + \overline{B}C + \overline{B}\overline{C}) + A\overline{B}C + \overline{A}\overline{B}C \\
 &= ABC + A\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C + A\overline{B}\overline{C} + \overline{A}\overline{B}C \\
 &= \underline{ABC + A\overline{B}C + A\overline{B}\overline{C} + \overline{A}\overline{B}C} \\
 &\rightarrow 5 \text{ minterms}
 \end{aligned}$$

$$\sum m(1, 4, 5, 6, 7)$$

- canonical form necessary used when implement using MUX and decoders
- Minimal form is used when implement using logic gates.

POS form:-

- POS form is used when o/p is logic '0'

$$\rightarrow (A+B+C) (A+\bar{B}+C) \underline{(A+\bar{B}+\bar{C})}$$

Max. term

$$\rightarrow 5 \Rightarrow \text{Max. term}$$

$$1 \quad 0 \quad 1$$

$$\bar{A} + B + \bar{C}$$

$$\rightarrow (\bar{A} + B + \bar{C})$$

Ques:- For the given truth table minimized POS expression

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	0

Soln:- $Y = A\bar{B} + \bar{A}\bar{B} = \bar{B}(A + \bar{A}) = \bar{B}$

$$Y(A,B) = \pi M(1,3) = \bar{B}$$

$$Y(A,B) = \sum m(0,2)$$



$$Y = \bar{A}\bar{B} + A\bar{B} = \bar{B}(\bar{A} + A) = \bar{B}$$

$$\begin{aligned} \sum m(0,2) &= \pi M(1,3) \\ m_0 + m_2 &= M_1 \cdot M_3 \end{aligned}$$

→ With n -variable max possible minterm or maxterm are 2^n

→ With 2 variable possible no. of logical expression is 16

$$2 \rightarrow 16$$

→ With n -variable max possible logical expression are 2^{2^n}

$\begin{matrix} 0 \rightarrow 0V \\ 1 \rightarrow +5V \end{matrix} \rightarrow \text{+ve logic}$

$\begin{matrix} 0 \rightarrow +5V \\ 1 \rightarrow 0V \end{matrix} \rightarrow \text{-ve logic}$

$\begin{matrix} \text{logic } 0 \rightarrow -5V \\ \text{logic } 1 \rightarrow 0V \end{matrix} \rightarrow \text{+ve logic}$

Dual:-

→ In digital systems there are two types of logic (i) +ve logic (ii) -ve logic

→ Dual expression is used to convert +ve logic to -ve logic or -ve logic to +ve logic.

+ve logic AND

A	B	Y
0 (0V)	0 (0V)	0 (0V)
0 (0V)	1 (+5V)	0 (0V)
1	0	0
1	1	1

+ve logic OR

A	B	Y
0 (0V)	0 (0V)	0 (0V)
0 (0V)	1 (+5V)	1 (+5V)
1	0	1
1	1	1

-ve logic OR:-

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

→ $\begin{matrix} \text{+ve logic AND} & = & \text{-ve logic OR} \\ \text{-ve logic AND} & = & \text{+ve logic OR} \end{matrix}$

→ $\text{AND} \xleftrightarrow{\text{Dual}} \text{OR}$

→ $AB \xleftrightarrow{\text{dual}} A+B$

In dual:-

→ $\text{AND} \longleftrightarrow \text{OR}$

→ $\cdot \longleftrightarrow +$

→ $1 \longleftrightarrow 0$

→ keep variable as it is

ques:- Find dual of $AB\bar{C} + \bar{A}BC + ABC$

Soln:- $(A+B+\bar{C})(\bar{A}+B+C)(A+\bar{B}+C)$

→ For any logical expression if two times dual is used resulting same expression.

ques:- simplify $(A+\bar{B}+C)(A+B+\bar{C})(A+\bar{B}+C)$

Soln:- Taking dual

$(A\bar{B}C) + AB\bar{C} + ABC$

$= AC(B+\bar{B}) + AB(C+\bar{C})$

$$= AC + AB$$

↓ dual

$$= (A+C)(A+B)$$

Self-Dual:-

→ In self dual expression if one time dual is used results in same expression.

eg:- $AB + BC + AC$

↓ dual

$$(A+B)(B+C)(A+C)$$

$$= (AC + B)(A+C) = AC + AC + AB + BC$$

$$= AB + BC + AC$$

→ $\overline{A}\overline{B} + \overline{B}\overline{C} + \overline{A}\overline{C} \rightarrow$ self dual

→ With n -variables max possible self dual expression are 2^{2^n-1}

$n \xrightarrow{\text{self dual}} 2^{2^n-1}$

→ $n=1 \xrightarrow{\text{self dual}} 2^{2^0} = 2$

$A \xrightarrow{\text{dual}} A$

$A \cdot 1 \xrightarrow{\text{dual}} A + 0 = A$

$\overline{A} \xrightarrow{\text{dual}} \overline{A}$

● Complement :-

$$Y = ABC + \bar{A}BC + A\bar{B}\bar{C}$$

$$\bar{Y} = ?$$

(i) $A \cap B \xrightarrow{\text{Complement}} \text{OR}$

• $\xrightarrow{\quad} +$

(ii) $1 \xrightarrow{\quad} 0$


(iii) Complement each variable

$$\bar{Y} = 1(\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B} + \bar{C}) (\bar{A} + B + C)$$


● Venn - Diagram :-

$$\cap \rightarrow \text{AND}$$

$$\cup \rightarrow \text{OR}$$



Ques :- For the given venn-diagram minimize the sop expression for the area shaded in figure




Soln :-

$$= \bar{A} \cdot \bar{B} + A \cdot B + \bar{A} \cdot B$$


$$= \bar{A} \cdot \bar{B} + B = \bar{A} + B$$

Ques:- For the given Venn diagram minimize the SOP expression for the area shaded in figure




Soln:- $A\bar{B} + AB + \bar{A}B = A + \bar{A}B = A + B$

For 3-Variable System:-



Ques:- For the given Venn diagram minimize the SOP expression for shaded area



Soln:- $A\bar{B}C + AB\bar{C} + \bar{A}BC + \bar{A}\bar{B}C$

$$= AB(\bar{C} + C) + AC(B + \bar{B}) + BC(A + \bar{A})$$

$$= AB + AC + BC$$


Switching Circuits:-

(a) Buffer:-

$$\rightarrow Y = A$$




$\rightarrow$ Use to improve fan out

A	Y
0	0
1	1



(b) NOT :-


A	Y
0	1
1	0



A	T_1	Y
0	OFF (cut-off)	1
1	ON (sat)	0


(c) AND :-

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




(d) NAND:-

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0









(e) OR:-

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



(f) NOR:-





Statements:-

ques:- A logic ckt have three i/p A, B, C & o/p Y
Y is logic 1 for the following combination

- (1) A and C are true (logic 1) $\rightarrow$
- (2) B and C are false
- (3) A, B and C are true
- (4) A, B and C are false

soln:- then minimize o/p Y

A	B	C	Y	F
0	0	0	1	0
0	0	1		0
0	1	0		0
0	1	1		1
1	0	0	1	0
1	0	1	1	1
1	1	0		1
1	1	1	1	1


$$\begin{aligned}
 Y &= AC + \overline{B}\overline{C} + AB\overline{C} + \overline{A}\overline{B}\overline{C} \\
 &= AC(1+B) + \overline{B}\overline{C}(1+\overline{A}) \\
 &= AC + \overline{B}\overline{C}
 \end{aligned}$$

Ques:- A logic ckt has 3 i/ps & o/p F. o/p is logic 1 when majority no. of i/ps are logic 1 the minimise exp. for o/p F is

Soln:-

$$\begin{aligned}
 F &= \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC \\
 &= (\overline{A}B + A\overline{B})C + AB \\
 &= \overline{A}BC + A\overline{B}C + AB \\
 &= BC + AC + AB
 \end{aligned}$$

Alternately



LOGIC GATES

NOT
AND
OR

Basic gates

NAND
NOR



Universal gate

EXOR
EXNOR

Used in.



- (i) Arithmetic circuits
- (ii) Comparators
- (iii) Parity generators / checker
- (iv) Code converter.

NOT Gate :-



A	Y
0	1
1	0

→ Basic Memory ckt.






Bistable Multivibrator (Two stable states (even no. of not gate) (0,1))

- Astable Multivibrator (odd no. of not gate)
- Free Running ckt.
- Square Wave generator
- Clock generator
- Ring Oscillator

$$T = 2Nt_{pd}$$

Where N = No. of gates in feedback

$$f = \frac{1}{T}$$




→ In Ring oscillator time period of generated square wave is


$$T = 2Nt_{pd}$$

where N = no. of gates in feedback

→ Bistable multivibrator




→ Astable multivibrator



Ques:- In the ckt shown in figure




Find T




Soln:- $T = 6ns$

→ The last not gate provide only delay and it doesn't change the time period.


AND Gate:-



→ Series Switches




→ Follows commutative law



$ABC = (AB)C = (AC)B = (BC)A \rightarrow$ Associative Law

→ Follows both commutative and associative law



0 → Disable (o/p doesn't change)
1 → Enable (o/p change)




AND Gate Using Diode :-

logic 0 → 0V
logic 1 → 5V



A	B	$\bar{A}$	$\bar{B}$	Y
0	0	ON	ON	0
0	1	ON	OFF	0
1	0	OFF	ON	0
1	1	OFF	OFF	1



→ Positive logic AND Gate



- In TTL logic circuits, if any i/p is open or floating then it acts as logic 1
- In ECL gate logic circuits floating i/p acts as logic '0'
- The unused i/p in AND gate
 - (i) can be connected to logic '1' or pull up




→ Passive pull up

- (ii) can be connected to one of used i/p




=



→ fanout problem

- (iii) If it is TTL gate then unused i/p can be open or float



→ Noise Margin

Among these best way of connecting unused i/p in AND gate is connecting to logic 1 or pull up

Note:-

- | | | |
|------------------------|-------------------------------|--------------------------------------|
| (i) Symbol | (ii) Logical exp. | (iii) Truth Table |
| (iv) Switch | (v) Comm/Associate | (vi) Enable/Disable |
| (vii) Unused i/p | (viii) Diode | (ix) Transistor (x) Diode |
| (x) Alternative Symbol | (xi) Min. no. of NAND/NOR/MUX | |

OR Gate:-


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

$$A \text{ --- } \text{OR} \text{ --- } B \text{ --- } Y = A + B$$

→ Enable → 0

→ Disable → 1


→ Parallel switches



→ Follows commutative law


$$A \text{ --- } \text{OR} \text{ --- } B = B \text{ --- } \text{OR} \text{ --- } A \quad A + B = B + A$$

→ Follows associative law




→ Using Diode Ckt :-

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1




Ques:-



Ans:- $Y = A + B + C$

→ The unused i/p in OR gate

(i) can be connected to logic '0' or pull down




(ii) Can be connected to one of used i/p



(iii) If it is ECL gate then unused i/p can be open or float

Ques:- The ckt shown in fig. is TTL NAND-OR-Inverter (AOI) for given i/p, o/p = ?




Ans:- $Y = 0$

NAND Gate:-



=




NAND → Bubbled OR

=



→ Enable → 1

AND	→ 0	→ disable
NAND	→ 1	→ enable




→ Follows commutative law



$$\overline{AB} = \overline{BA}$$


→ Doesn't follow associative law




→ Truth Table :-

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

→ Series switches in parallel




→ Using Biode Ckt :-



→ Unused i/p in NAND gate can be connected similar to unused i/p in AND gate

Ques:-

$$Y_2 = ?$$




Ans:-


$$Y = AB$$

NOR Gate:-

Alternative Symbol





A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0




→ Follows commutative law but doesn't follow associative law

→




→ Except EXOR/EXNOR, all gates are present more than two i/p. (Multiple i/p)



→ In NOR gate unused i/p can be connected similar to OR gate


Exclusive OR → EXOR → XOR :-




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$A = B \Rightarrow 0$$

$$A \neq B \Rightarrow 1$$



(Buffer)



(Inverter)

$$\rightarrow A \oplus A = 0 \Rightarrow A \oplus 0 = A$$

$$\rightarrow A \oplus \bar{A} = 1 \Rightarrow A \oplus 1 = \bar{A}$$

→ Follows commutative law

$$A \oplus B = B \oplus A$$

→ Follows associative law

$$A \oplus B \oplus C = (A \oplus B) \oplus C$$

Ques:- Let $A \oplus B = C$ then $A \oplus C$, $B \oplus C$, $A \oplus B \oplus C$

Ans:- $A \oplus C = B$ $B \oplus C = A$ $A \oplus B \oplus C = 0$

$$\rightarrow A \oplus A = 0$$


$$\rightarrow A \oplus A \oplus A = A$$

$$\Rightarrow A \oplus A \oplus A \oplus A = 0$$

$\rightarrow$ Odd no. of A then result = A

$\rightarrow$ Even no. of A then result = 0

Ques:-



Ans:- $Y = 0$

Ques:- $A \oplus B \oplus AB = ?$

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

$\rightarrow$ In EX-OR gate o/p is logic '1' when no. of one's in the i/p is odd. Hence it is known as odd no. of 1's detector ckt.


A	B	C	$Y = A \oplus B \oplus C$
0	0	0	0
$\rightarrow$ 0	0	1	1
$\rightarrow$ 0	1	0	1
0	1	1	0
$\rightarrow$ 1	0	0	1
1	0	1	0
1	1	0	0
$\rightarrow$ 1	1	1	1

$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \sum m(1, 2, 4, 7)$$


- If n -variable XOR gate contains no. of min terms or max terms = 2^{n-1}

Internal Diagram:-




- EXOR/ENOR gates are available only with two i/p

→ Even Parity Generator



A	B	P
0	0	0
0	1	1
1	0	1
1	1	0

→ Parity Checker (odd)




→ If all i/p are odd 1's

- EXOR gate is known as even parity generator and odd parity checker ckt.

Parity → including i/p + Parity

EX-NOR:-



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$$Y = A \odot B \begin{cases} \rightarrow \bar{A}\bar{B} + AB \\ \rightarrow (A+\bar{B})(\bar{A}+B) \end{cases}$$


→ $A = B \Rightarrow 1$ $\begin{cases} \rightarrow \text{Coincidence logic ckt (i/p are same)} \\ \rightarrow \text{Equivalence logic ckt} \end{cases}$

$$A \neq B \Rightarrow \text{o/p} = 0$$


$$A \rightarrow \bar{A}$$

$$1 \rightarrow 0$$

$$0 \rightarrow 1$$



(Inverter)



(Buffer)

→ EX-NOR gate follows commutative law but not associative law.

$$A \odot B = B \odot A$$

$$A \odot B \odot C \neq (A \odot B) \odot C$$

$$\rightarrow A \odot A = 1 \Rightarrow A \odot 1 = A$$

$$\rightarrow A \odot \bar{A} = 0 \Rightarrow A \odot 0 = \bar{A}$$

Ques:- If $A \odot B = C$ then

Soln:-


$$A \odot C = B, \quad B \odot C = A$$

$$\boxed{A \odot B \odot C = 0}$$

$$\rightarrow A \oplus \bar{B} = A \odot B$$


$$\rightarrow \bar{A} \oplus \bar{B} = A \oplus B$$

Alternate Symbol:-





$$\rightarrow A \odot \bar{B} = A \oplus B$$


$$\rightarrow \bar{A} \odot \bar{B} = A \odot B$$



$$\begin{aligned} \rightarrow A \oplus B \oplus C &= \overline{A \oplus B \oplus C} \\ &= \overline{(A \oplus B) \oplus C} = \overline{(A \odot B) \odot C} \end{aligned}$$



Ques:- In the ckt shown in fig. to provide o/p $X=Y$
i/p A, B, C respectively



- (A) 101
- (B) 011
- (C) 110
- (D) 111









→ In XNOR gate o/p is logic '1' when no. of 1's in the i/p is even no. of 1's.

A	B	C	$Y = A \oplus B \oplus C$
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

A	B	C	$Y = (A \oplus B) \oplus C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


Logic Gate

Alternative Symbol




NAND as Universal gate:-

(1) NOT Gate:-




→ 1 NAND

(II) AND :-




(III) OR :-



(IV) NOR :-


$\rightarrow 4 \text{ NANS}$

(V) EX-OR :-




$\rightarrow 4 \text{ NANS}$

(VI) EX-NOR :-




NOR as Universal :-


(i) NOT Gate :-



(ii) OR Gate :-




(iii) AND :-



(iv) NAND :-

$\rightarrow 4 \text{ NOR}$

(v) EXNOR :-




(vi) EX-OR :-

$\rightarrow 5 \text{ NOR.}$

Logic Gates	No. of NAND	No. of NOR
NOT	1	1
AND	2	3
OR	3	2
EXOR	4	5
EXNOR	5	4
NOR	4	1
NAND	1	4


Ques:- To implement XYZ Min. no. of two i/p NAND gates used. (A) 3 (B) 4 (C) 5 (D) 7

Soln:-



Ques:- To implement $AB + CD$ Min. no. of NAND

Ans.



→ Non-degenerative

→ 3 NAND

Note:-

→ Two level AND-OR = Two level NAND-NAND


Note:-

→ NAND-NAND is preferred over AND-OR


→ SOP exp. can be implemented with min. no. of NAND gate

Regenerative :-

→ level changed but gate doesn't changed



ques! - To implement $(A+B)(C+E)$ Min. no. of NOR Gate



→ 3 NOR

Two level OR-AND = two level NOR-NOR

POS → Min. no. of NOR

ques! - To implement $A+BC$ Min. no. of NAND & NOR

Ans! - NAND → 3 & NOR → 3

ques! - To implement $(\bar{X} + \bar{Y})(W+Z)$ Min no. of two i/p NAND

(A) 3 (B) 4 (C) 5 (D) 6

Number System :-

- (i) Conversion
- (ii) Arithmetic operation
- (iii) Compliments.

Codes :-

- Gray Code
- Excess 3 Code
- BCD code
- 2421 Code

Data representation :-

↓ true, -ve

- (i) sign magnitude
- (ii) 1's complement
- (iii) 2's complement

→ Conversion :-

→ A number system with base r will have r different digit and they are from 0 to $(r-1)$

Number System

Different digit

Binary (2)

0, 1

Octal (8)

0, 1, 2, ..., 7

decimal (10)

0, 1, 2, ..., 9

Hexadecimal (16)

0, 1, ..., 9, A, B, C, D, E, F

4

0, 1, 2, 3

6

0, 1, ..., 5

12

0, 1, ..., 9, A, B

→ Decimal to other

$(\quad)_{10}$

$(\quad)_r$

$$(x_2 x_1 x_0 . y_1 y_2)_{10}$$

$$()_r$$

$$\begin{array}{c|c} r & x_2 x_1 x_0 \\ \hline \end{array}$$

$$(y_1 y_2) \times 10$$

→ To convert decimal to any base r , divide integer part $\div$ and multiply fraction part with base r

eg:- $(19.125)_{10} \longrightarrow ()_2$

$$\begin{array}{r|l} 2 & 19 \\ \hline & 9-1 \\ 2 & \\ \hline & 4-1 \\ 2 & \\ \hline & 2-0 \\ 2 & \\ \hline & 1-0 \\ 2 & \\ \hline & 0-1 \end{array}$$

$$(19)_{10} \longrightarrow (10011)_2$$

$$0.125 \times 2 = 0.25 \longrightarrow 0$$

$$0.25 \times 2 = 0.50 \longrightarrow 0$$

$$0.50 \times 2 = 1.0 \longrightarrow 1$$

$$(19.125)_{10} \longrightarrow (10011.001)_2$$

→ $(27.625)_{10} \longrightarrow ()_8$

$$\begin{array}{r|l} 8 & 27 \\ \hline & 3-3 \\ 8 & \\ \hline & 0-3 \end{array}$$

$$(27)_{10} \longrightarrow (33)_8$$

$$0.625 \times 8 = 5.000$$

→ $(27.625)_{10} \longrightarrow ()_{16}$

$$\begin{array}{r|l} 16 & 27 \\ \hline & 1-B \\ 16 & \\ \hline & 0-1 \end{array}$$

$$0.625 \times 16 = 10.000 = A$$

$$(1B.A)_{16}$$

$$\rightarrow (127.5)_{10} \longrightarrow (\quad)_{16}$$

$$\begin{array}{r|l} 16 & 127 \\ \hline 16 & 7 - F \\ \hline & 0 - 7 \end{array}$$

$$0.5 \times 16 = 8.00$$

$$(7F.8)_{16}$$

$$\rightarrow (27)_{10} \longrightarrow (\quad)_4$$

$$\begin{array}{r|l} 4 & 27 \\ \hline 4 & 6 - 3 \\ \hline 4 & 1 - 2 \\ \hline & 0 - 1 \end{array}$$

$$(123)_4$$

(2) Others to Decimal :-

$$\begin{array}{c} (x_2 x_1 x_0 \cdot x_{-1} x_{-2}) \\ \uparrow \quad \uparrow \quad \uparrow \quad \uparrow \quad \searrow \\ r^2 \quad r^1 \quad r^0 \quad r^{-1} \quad r^{-2} \end{array} \longrightarrow (\quad)_{10}$$

$$x_2 r^2 + x_1 r^1 + x_0 r^0 + x_{-1} r^{-1} + x_{-2} r^{-2} + \dots$$

$$\rightarrow (10111.11)_2 \longrightarrow (\quad)_2$$

$$1 \times 16 + 0 + 1 \times 2^2 + 1 \times 2^1 + 1 + 1 \times 2^{-1} + 1 \times 2^{-2}$$

$$16 + 4 + 2 + 1 + 0.5 + 0.25$$

$$(23.75)_2$$

$$\rightarrow (75.4)_8 \longrightarrow (61.5)_{10}$$

$$\rightarrow (B A 9)_{16} \longrightarrow (2989)_{10}$$

$$11 \times 256 + 10 \times 16 + 13 \times 1$$

Ques:-

$$\begin{pmatrix} \text{ECE} \\ \text{CAS} \\ \text{DAS} \\ \text{FACE} \end{pmatrix}_{16}$$

()₁₀

(iii) Octal to Binary :-

8 $\rightarrow$ 2³

each octal digit $\rightarrow$ 3 bit binary

0 $\rightarrow$ 000

1 $\rightarrow$ 001

2 $\rightarrow$ 010

3 $\rightarrow$ 011

4 $\rightarrow$ 100

5 $\rightarrow$ 101

6 $\rightarrow$ 110

7 $\rightarrow$ 111

(275.36)₈ $\rightarrow$ ()₂

010 111 101 . 011 110

(iv) Binary to Octal :-

$\rightarrow$ Group of 3bit into one digit in octal

(275.36)₈ $\rightarrow$ ()₂

010 111 101 . 011 110

(133.54)₈

(V). Hex to Binary :-

16 $\rightarrow 2^4$
0 $\rightarrow$ 0000
:
:
F $\rightarrow$ 1111

Ques:- No. of 1's present in binary form of $(CA9)_{16}$.

Soln:-

C A 9
↓ ↓ ↓
1100 1010 1101

(VI) Binary to Hex :-

$\rightarrow$ Grp of 4 bits $\Rightarrow$ one hex digit

$\rightarrow$ 00011010 . 11101000

$(1A.E8)_{16}$

$\rightarrow$ (11) $_2$ — (18) $_{16}$

00011000 — (18) $_{16}$

(VII) Hex to Octal :-

Binary

$(9A9)_{16}$ — () $_8$

9 A 9
↓ ↓ ↓
1101 1100 1101
 $\rightarrow$ 6655

● Arithmetic Operation on number system:-

● (i) Binary System

● (Add, sub, Mult)

● (ii) Octal system

(Add, sub)

● (iii) Hex (Add, sub)

● (iv) γ (base) (Add, sub)

● Binary Addition:-

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 1 = 10$$

$$1 + 1 + 1 = 11$$

$$\begin{array}{r} 111001 \\ 101101 \\ \hline 1100110 \end{array}$$

● Binary subtraction:-

$$\begin{array}{r} 11011 \\ 10110 \\ \hline 00100 \end{array}$$

● Binary Multiplication:-

$$(1011)_2 \times (1101)_2$$

$$\begin{array}{r} 1011 \\ 0000x \\ 1011xx \\ 1011xxx \\ \hline 10001111 \end{array}$$

● Question:- Multiply $(1111)_2 \times (1111)_2$

● Soln:-

$$\begin{array}{r} 1111 \\ 1111x \\ 1111xx \\ 1111xxx \\ \hline 11100001 \end{array}$$

● Octal system:-

0 1 2 3 4 5 6 7

10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000

$$1 + 1 = 2$$

$$1 + 2 = 3$$

$$1 + 6 = 7$$

$$1 + 7 = 10$$

$$7 + 1 = 10$$

$$7 + 2 = 11$$

$$7 + 3 = 12$$

$$7 + 7 = 16$$

Add:-

$$\begin{array}{r} 8 \overline{) 13} \\ 8 \overline{) 15} \\ 8 \overline{) 10} \\ 8 \overline{) 11} \\ 8 \overline{) 1} \end{array}$$

Octal subtraction:-

$$\begin{array}{r} 7 \ 6 \ 5 \ 4 \\ 2 \ 3 \ 5 \ 2 \\ \hline 5 \ 3 \ 0 \ 2 \end{array}$$

$$\begin{array}{r} 7 \ 3 \ 2 \ 4 \\ 1 \ 6 \ 5 \ 3 \\ \hline 5 \ 4 \ 5 \ 1 \end{array}$$

Hexadecimal :-

0-9, A, B, C, D, E, F, 10, 11, 12

Addition:-

$$1 + 1 = 2$$

$$1 + 2 = 3$$

$$1 + 8 = 9$$

$$1 + 9 = A$$

$$1 + A = B$$

$$1 + B = C$$

$$A + A = 14$$

$$F + F = 1E$$

$$A + A$$

$$\begin{array}{r|l} 16 & 20 \\ \hline 16 & 1-4 \\ \hline & 0-1 \end{array}$$

$$F + F$$

$$\begin{array}{r|l} 16 & 30 \\ \hline 16 & 1-14-E \\ \hline & 0-1 \end{array}$$

Sum of two Hex No:-

$$\begin{array}{r} 5 \ 6 \ 8 \ 9 \\ 7 \ 5 \ 4 \ 3 \\ \hline C \ B \ C \ C \end{array}$$


$$\begin{array}{r} 2 \ 6 \ 8 \ 9 \\ 5 \ 4 \ 7 \ 6 \\ \hline 7 \ A \ F \ F \end{array}$$

$$\begin{array}{r} A \ D \ D \\ D \ A \ D \\ \hline 1 \ 8 \ 8 \ A \end{array}$$





Subtraction:-

$$\begin{array}{r} 9 \ 6 \ 5 \ 4 \\ 2 \ 6 \ 7 \ 3 \\ \hline 6 \ F \ E \ 1 \end{array}$$

Compliments:-



A number system with base x , having two types of compliments i.e. $(x-1)$ complement & x 's complement



1's Complement:-

$$\begin{array}{r} 111111 \\ \rightarrow 110010 \\ \hline 001100 \end{array} \rightarrow \text{Max. No.}$$

→ To determine $(x-1)$'s complement, first write max. no. in given base then subtract the no.

7's Complement:-

→ Octal No = 2673

$$\begin{array}{r} 7777 \\ 2673 \\ \hline 5104 \end{array}$$

9's Complement:-

→ 2689

$$\begin{array}{r} 9999 \\ 2689 \\ \hline 7310 \end{array}$$

F's Complement:-

→ 3579

F	F	F	F
3	5	7	9
C	A	8	6

x's Complement:-

→ To determine x's complement, first write (x-1)'s complement and add '1' to LSB (right most place)

2's Complement:-

1 1 0 1 0 1 0

scanning upto first one and after that complement

2's complement 0 0 1 0 1 1 0

1's complement

0 0 1 0 1 0 1

2's

0 0 1 0 1 1 0

→

1 1 0 1 0 1 1

0 0 1 0 1 0 0

1 0 1 0 1 0 1

→ 1's

→ 2's

Ques:- Determine 8's complement 2670

Soln:-

7 7 7 7

2 6 7 0

5 1 0 7

→ 7's

8's

5 1 1 0

→ 8's

Ques:- Determine 10's complement of 2690

Soln:- 9's $\rightarrow$ 9 9 9 9

2 6 9 0

7 3 0 9

10's

1

7 3 1 0

Ques:- Determine 16's complement of 2689

Soln:- 16's

F F F F


2 6 8 9

D 9 7 8

1

D 9 7 7

Magnitude



→ Compliment are used only for -ve No.

-5 → For signed magnitude, separate sign and mag.
(8 bit) put zero b/w them

→ For 1's & 2's copy MSB

• -5 (8 bits)

1 0000 101

1111 1010

1111 1011

Unsigned Magnitude :-

- only for +ve numbers
- 4 bits range of integers $\Rightarrow$ 0 to 15
- n bits " " " $\Rightarrow$ 0 to $2^n - 1$

Signed Magnitude :-

- For +ve, -ve numbers
- +ve no. represented normal binary with MSB '0'
- -ve " " " " " " " " " " '1'
- +15 $\rightarrow$ 0 1111
- 15 $\rightarrow$ 1 1111

Ques:- A no. is represented in signed mag. representation as 1 0111. Its equivalent in decimal

Soln:- - (3.75)

Signed Magnitude For Decimal No :-

	Decimal
0 0 0 0	+ 0
0 0 0 1	+ 1
0 1 1 0	+ 6
0 1 1 1	+ 7
1 0 0 0	- 0
1 0 0 1	- 1
1 1 1 0	
1 1 1 1	

Range:-

→ For 4 bit No $\Rightarrow -7$ to $+7$ ~~$= -8$~~

→ For n bit $\Rightarrow -(2^{n-1}-1)$ to $(2^{n-1}-1)$

Disadvantage:-

1. Two zeroes are present
- 2.

1's complement:-

→ Both +ve & -ve no.

→ In this +ve no. is represented as normal binary with MSB $\rightarrow 0$

→ To represent -ve no.:

(i) Write the no.

(ii) 1's complement it

eg:- -13

+13 $\rightarrow$ 0 1 1 0 1

1 0 0 1 0

$\rightarrow$ 1's complement = -13

1's complement

0 0 0 0

0 0 0 1

0 0 1 0

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

Decimal

+0

+1

+6

+7

-7

-6

-1

-0

→ Range of n-bit 1's complement $\Rightarrow -(2^{n-1}-1)$ to $(2^{n-1}-1)$

Disadvantage:-

(i) Two zeros are present (+0

(ii) During addition if any carry is present, it is added to LSB to get correct result. (Same for signed mag.)

Ques:- Perform (5-4) using 1's complement

Soln:-

$$+5 \Rightarrow 0101$$

$$-4 \Rightarrow 1011$$

$$+4 \rightarrow 0100$$

$$-4 \rightarrow 1011$$

$$\begin{array}{r} \text{Carry } \textcircled{1} \\ \begin{array}{r} 0101 \\ + 1011 \\ \hline 10000 \end{array} \\ \text{EAC} \downarrow \\ \text{End around carry} \end{array}$$

Add in LSB

$$\begin{array}{r} 0000 \\ + 0001 \\ \hline 0001 \end{array}$$

2's Complement:-

→ For both +ve & -ve no.

→ +ve no. are represented as normal binary with MSB 0

→ To represent -ve no.

(i) Write the no.

(ii) 2's complement it

$$+13 \rightarrow 2's \rightarrow 01101$$

$$-17 \rightarrow +17 \Rightarrow 010001$$

$$-17 \Rightarrow 101111$$

Ques:- A number is represented in 2's complement as 1011 then find equivalent decimal.

Soln:-

$$1011$$

Take 2's complement

$$-(0101)$$

$$-5$$

Note:-

$$\text{For -ve number} = N - 2^n$$

eg:- 1001
 $9 - 16 = -7$

$\rightarrow 1000 \Rightarrow 8 - 2^4 = -8$

2's complement:-

2's complement

Decimal

0 0 0 0

+0

0 0 0 1

+1

0 1 1 0

+7

0 1 1 1

+7

1 0 0 0

-8

1 0 0 1

-7

1 1 1 0

-2

1 1 1 1

-1

Note:-

Discard carry present in 2's complement representation.
During 1's and 2's complements representation to extend no. of bit, copy MSB to required no. of bits.

Range of 2's complement:-

$$2^{n-1} \text{ to } 2^{n-1} - 1$$

Ques:- Perform $(5-4)$ using 2's complement operation

Soln:-

$$\begin{array}{r} +5 \Rightarrow 0101 \\ -4 \Rightarrow 1100 \\ \hline 1001 \\ \hline \end{array}$$

1
↓
Discard

Ques:- Perform $(5+4)$ using 2's complement

Soln:-

$$\begin{array}{r} +5 \rightarrow 0101 \\ +4 \rightarrow 0100 \\ \hline 1001 = -7 \rightarrow \text{overflow} \end{array}$$

Ques:- Perform $(-5-4)$ using 2's complement operation

Soln:-

$$\begin{array}{r} -5 \Rightarrow 1011 \rightarrow \text{in 2's complement} \\ -4 \Rightarrow 1100 \\ \hline 0111 \\ \hline \end{array}$$

1
↓
Discard

Overflow → May occur in signed arithmetic operation when two same sign no. are added and results exceeds with given no. of bits.

→ To detect overflow there are two methods

(i) By using sign bits

Let X and Y are sign bit of no. and Z is result sign bit then condition for overflow is

$$\bar{X}\bar{Y}Z + XY\bar{Z}$$

(ii) By using carry bit

Let C_{in} (Carry into MSB) & C_{out} (Carry from MSB)

$$C_{in} \oplus C_{out} = 0$$

No overflow


$$C_{in} \oplus C_{out} = 1$$

(Overflow)

K-Map:-

→ deals with 0, 1, X

→ When two bits are change then we can't minimize



Two bits change

→ Gray code representation

→ It is a graphical method

→ In K-Map, Gray code representation is used to minimize logical expression

$f(A, B)$

↓ ↓
MSB LSB

$f(A, B, C)$

↑
MSB

$f(A, B, C, D)$

Two Variable :-

$f(A, B)$

	0	1
0	00	01
1	10	11

	00	01
10	00	01
11	10	11

cell or square

Three Variable :-

$f(A, B, C)$

	00	01	11	10
0	000	001	011	010
1	100	101	111	110

Four Variable :-

$\begin{matrix} \nearrow CB \\ AB \end{matrix}$	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

SOP :-

$$f(A, B) = \bar{A}\bar{B} + AB + A\bar{B}$$

$\begin{matrix} \nearrow B \\ A \end{matrix}$	$\bar{B}$	B
$\bar{A}$	0	1
A	1	1

$$= A + \bar{B}$$

$$f(A, B) = \sum m(0, 1, 3)$$

$\begin{matrix} \nearrow B \\ A \end{matrix}$	0	1
0	1	1
1		1

$$= \bar{A} + B$$

$$f(A, B) = \sum m(0, 1, 2, 3)$$

$\begin{matrix} \nearrow \\ \end{matrix}$	0	1
0	1	1
1	1	1

$$= 1$$

Note :-

$\begin{matrix} \nearrow \\ \end{matrix}$	0	1
0	0	0
1	0	0

$$= 0$$

$$f(A, B) = \sum m(0, 3) + \sum d(1)$$

A \ B	$\bar{B}$	B
$\bar{A}$	1	X
A		1

= $\bar{A} + B$

$$f(A, B) = \sum m(0, 2) + \sum d(1)$$

A \ B	$\bar{B}$	B
$\bar{A}$	1	X
A	1	

= $\bar{B}$

$$f(A, B) = \sum m(0, 2) + \sum d(1, 3)$$

A \ B	$\bar{B}$	B
$\bar{A}$	1	X
A	1	X

= 1

Note:-

A \ B	$\bar{B}$	B
$\bar{A}$	1	X
A	X	X

= 1

A \ B	$\bar{B}$	B
$\bar{A}$	X	X
A	X	X

= X

Three Variables:-

$$f(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC + A\bar{B}C$$

A \ BC	$\bar{B}\bar{C}$ 00	$\bar{B}C$ 01	BC 11	$B\bar{C}$ 10
$\bar{A}$ 0		1		1
A 1	1	1	1	

$\downarrow$ $\bar{A}\bar{B}$ $\downarrow$ $\bar{B}C$ $\downarrow$ AC

$$= \bar{A}\bar{B} + \bar{B}C + AC + A\bar{B}\bar{C}$$

Ques:- $f(A, B, C) = \sum m(3, 5, 6, 7)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
	00	01	11	10
$\bar{A}$			1	1
A		1	1	1

$= AC + AB + BC$

Ques:- $f(A, B, C) = \sum m(0, 1, 2, 4, 5)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
	00	01	11	10
$\bar{A}$	1	1		1
A	1	1		

$= \bar{B} + \bar{A}C$

Ques:- $f(A, B, C) = \sum m(1, 3, 6, 7)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
	00	01	11	10
$\bar{A}$		1	1	
A			1	1

$= \bar{A}C + AB$

Hazard free

Redundant

Note:-

free

→ In Hazard term, redundant term is added

Minimization:-

- (1) Octet $\Rightarrow$ group of 8 cells $\Rightarrow$ eliminates 3 variables
- (2) Quad $\Rightarrow$ group of 4 cells $\Rightarrow$ " 2 "
- (3) Pair $\Rightarrow$ " 2 " $\Rightarrow$ " 1 "
- (4) Single term $\Rightarrow$ 1 cell $\Rightarrow$ " 0 "
- (5) Remove redundant term

Ques:- $f(A, B, C) = \sum m(1, 2, 3, 7)$ Identify I, PI, EPI

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
	00	01	11	10
$\bar{A}$		1	1	1
A			1	

$I = 4$

$PI = 3 (\bar{A}B, \bar{A}C, BC)$

$EPI = 3$

$= \bar{A}C + BC + \bar{A}B$

Implicant :-

→ Each minterm in the given expression is known as implicant

Prime Implicant :-

→ It is a product term obtained by combining max. possible cells

Essential Prime Implicant (EPI) :-

→ It is the prime implicant which is possible to combine only in one way & there is no alternate (It is the termed required compulsory in our Ans)

Que:- $f(A, B, C) = \sum m(0, 1, 2, 4)$ Minimize & identify I, PI & EPI

Soln:-

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1	1		1
A	1			

$$= \bar{B}\bar{C} + A\bar{B} + \bar{A}C$$

$$I = 4, \quad PI = 3, \quad EPI = 3$$

Que:- $f(A, B, C) = \sum m(1, 3, 4, 7)$

Soln:-

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$		1	1	
A			1	1

$$= \bar{A}C + AB$$

$$I = 4, \quad PI = 3 (\bar{A}C, AB, BC), \quad EPI = 2$$

Que:- $f(A, B, C) = \sum m(0, 1, 5, 6, 7)$

Soln:-

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1	1		
A		1	1	1

$$I = 5$$

$$PI = 4$$

$$EPI = 2$$

$$= \bar{A}\bar{B} + AC + AB$$

Ques:- $f(A, B, C) = \sum m(0, 1, 2, 5, 6, 7)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1	1		1
A		1	1	1

Another way

Soln:-

$I = 6, PI = 6, EPI = 0$

$\rightarrow \bar{A}\bar{B} + AC + B\bar{C}$

$\rightarrow \bar{B}C + AB + A\bar{C}$

Both are correct

Ques:- $f(A, B, C) = \sum m(0, 1, 3, 4, 5)$

Soln:-

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1	1	1	
A	1	1		1

$= \bar{B} + AC$

$I = 5$

$PI = 2$

$EPI = 2$

Ques:- $f(A, B, C) = \sum m(0, 1, 2, 3, 5, 7)$

Soln:-

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1	1	1	1
A		1	1	

$= \bar{A} + C$

$I = 6$

$PI = 2$

$EPI = 2$

Ques:- $f(A, B, C) = \sum m(0, 1, 6, 7) + \sum d(2, 3)$

Soln:-

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1	1	X	X
A			1	1

$= \bar{A} + B$

Ques:- $f(A, B, C) = \sum m(0, 1, 6, 7) + \sum d(3, 5)$

Soln:-

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
$\bar{A}$	1	1	X	
A		X	1	1

$= \bar{A}\bar{B} + AB$

Note:-

$\bar{A}$	1	1	X	
A	X	X	1	1

Four Variables:-

$$f(A, B, C, D) = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 11, 13, 15)$$

Ques

	AB	CD	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	CD
$\bar{A}\bar{B}$	1	1				
$\bar{A}B$		1		1		
$A\bar{B}$		1		1		
AB	1	1		1		

$$PI = 3$$

$$EPI = 3$$

$$= D + \bar{A}\bar{B} + B\bar{C}$$

Ques:-

	WX	YZ	00	01	11	10
00					1	
01			1	1	1	
11				1	1	1
10				1		

$$PI = 7$$

$$EPI = 7$$

Soln:-

$$PI = 5, \quad EPI = 4$$

Note:-

$$\frac{AB}{2} + \frac{CD}{2} \rightarrow \text{No. of variable} = 2 = \text{literal count}$$

$$\rightarrow \text{fan in} = \text{No. of i/p}$$

$$\text{literal count} = 2 + 2 = 4$$

P/Os:-

5 Variable :-

$f(A, B, C, D, E)$

	A	B	C	D	E
0	0	0	0	0	0
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	0
4	0	0	0	0	0
5	0	0	0	0	0
6	0	0	0	0	0
7	0	0	0	0	0
8	0	0	0	0	0
9	0	0	0	0	0
10	0	0	0	0	0
11	0	0	0	0	0
12	0	0	0	0	0
13	0	0	0	0	0
14	0	0	0	0	0
15	0	0	0	0	0
16	1	0	0	0	0
17	1	0	0	0	1
18	1	0	0	1	0
19	1	0	0	1	1
20	1	1	0	0	0
21	1	1	0	0	1
22	1	1	0	1	0
23	1	1	0	1	1
24	1	1	1	0	0
25	1	1	1	0	1
26	1	1	1	1	0
27	1	1	1	1	1

$A = 0$

BC \ DE	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$A = 1$

BC \ DE	00	01	11	10
00	16	17	19	18
01	20	21	23	22
11	28	29	31	30
10	24	25	27	26

→ If pair/quasi is present in both then A & $\bar{A}$ gets cancelled then result is acc. to only Map

→ If pair/quasi is present in only one Map then it is multi result is multiply either by A or $\bar{A}$ acc. to condition/presence

Pos: -

$$f(A, B) = \Pi M(0, 1, 3)$$

	$\bar{B}$	B
$\bar{A}$	0	1
A		0

$$= (A)(\bar{B})$$

$$f(A, B) = \Pi M(0, 2, 3)$$

	B	$\bar{B}$
A	0	
$\bar{A}$	0	0

$$= (\bar{A}) \cdot (B)$$

$$f(A, B) = \Pi M(0, 3) + \Pi d(1)$$

	0	X
		0

$$= A \cdot \overline{B}$$

$$f(A, B, C) = \Pi M(0, 1, 2, 5, 6)$$

$A \backslash BC$	$B+C$	$B+\bar{C}$	$\bar{B}+\bar{C}$	$\bar{B}+C$
A	0	0		0
$\bar{A}$		0		0

$B+\bar{C}$ $\bar{B}+C$

$$\rightarrow (\bar{B}+C)(B+\bar{C})(A+B)$$

$$\rightarrow (\bar{B}+C)(\bar{B}+C)(A+C)$$

$$\rightarrow B \cdot (A+C)$$

$A \backslash BC$	$B+C$	$B+\bar{C}$	$\bar{B}+\bar{C}$	$\bar{B}+C$
A	1	0		0
$\bar{A}$	0	0		

Ques:- Minimize POS

		BC			
		$B+C$	$B+\bar{C}$	$\bar{B}+\bar{C}$	$\bar{B}+C$
A	A	0	X	1	0
	$\bar{A}$	X	0	1	0

Ans:- 1 $\rightarrow$ removed then Ans = $B \cdot C$

Ques:- $f(A, B, C, D)$ ~~POS~~ = $\Pi M(0, 1, 4, 5, 8, 9, 13, 15)$

Soln:-


		CD			
		$C+D$	$C+\bar{D}$	$\bar{C}+\bar{D}$	$\bar{C}+D$
AB	$A+B$	1 0	0		
	$A+\bar{B}$	1 0	0		
	$\bar{A}+\bar{B}$		1 0	0	
	$\bar{A}+B$	0	0		

$$= (\bar{A} + \bar{B} + \bar{D}) (B + C) (A + C)$$

literal count = 3 + 2 + 2 = 7

Digital Circuits

Combinational




→ Present o/p depends on only present i/p's

→ No feedback

→ No Memory

→ eg:- HA, FA, MUX, DEMUX

Sequential Circuit



→ Present o/p depends

Present
i/p


Previous/
Past o/p's

→ feedback

→ Memory

→ eg:- FF, Registers, counters

Combinational Circuit:-



Procedure for Design:-

- Identify no. of i/p's and o/p's
- Construct truth table
- Write logical expression in SOP or POS
- Minimize logical expression
- Implement logic ckt

Arithmetic Circuits:-

1) Half Adder:-


$$\begin{array}{r} 0 \\ 0 \\ \hline 00 \end{array}$$

$$\begin{array}{r} 0 \\ 1 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 1 \\ 0 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 1 \\ 1 \\ \hline 10 \end{array}$$

↑ carry → Sum




Truth Table:-

A	B	Sum	Carry
0	0	0	0
0	1	1 ✓	0
1	0	1 ✓	0
1	1	0	1 ✓

Logical Expression:-

$$\text{Sum} \Rightarrow \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry} \Rightarrow AB$$




HA Questions:-

- Logical expression for sum → $A \oplus B$
- Carry → AB
- Min. no. of NANDs → 5
- " " " NOR → 5
- " " " MUX → 5
- " " " Decoder

HA using NAND Gate:-

Sum = 4 NANDs
Carry = 2 NANDs





HA using NOR Gate:-

$$A \oplus B = \overline{A \odot B}$$


$$= \overline{AB + \overline{A} \overline{B}}$$

$\downarrow$ $\downarrow$
 3 1





Half subtractor :-




Truth Table :-

A	B	Diff.	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Logic Ckt :-

Diff. $\Rightarrow A \oplus B$


Borrow $\Rightarrow \bar{A}B$




Question of HS:-

- Logical exp. for Diff. → $A \oplus B$
- Logical exp. for Borrow → $\bar{A}B$
- Min. no. of NANS → 5
- Min. no. of NOR → 5
-
-

HA Using NANS:-




HA Using NOR:-



Full Adder:-

→ Add 3 bits



A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Logical Expression:-

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$


$$= A \oplus B \oplus C$$

$$= \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7) \quad \text{--- (1)}$$

$$= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$




Note:-

→ In FA if all logic gate have same propagation delay t_{pd} then to provide sum or carry o/p minimum two t_{pd} delay is required

Alternate carry expression:-

$$\begin{aligned} \text{Carry} &= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \\ &= AB(C + \bar{C}) + (\bar{A}B + A\bar{B})C \end{aligned}$$

$$\boxed{\text{Carry} = AB + (A \oplus B)C} \quad \text{--- (3.)}$$



$$FA = 2HA + 1OR$$

→ Sum $\begin{cases} A \oplus B \oplus C \\ \Sigma m(1, 2, 4, 7) \end{cases}$

→ carry $\begin{cases} \Sigma m(3, 5, 6, 7) \\ AB + BC + AC \\ AB + (A \oplus B)C \end{cases}$


→ No. of HA and OR $\Rightarrow 2HA + 1OR$

→ Min. no. of NANDS $\Rightarrow 9$

→ " " " NOR $\Rightarrow 9$

→ No. of MUX $\Rightarrow -$


→ No. of Decoder $\Rightarrow -$



→ Sum $\Rightarrow 8 \text{ NANDS}$


→ Carry $\Rightarrow 8 \text{ NANDS}$

FA using NAND :-




$$= \overline{AB} \overline{(A \oplus B)C} = AB + (A \oplus B)C$$


FA Using NOR :-



$$A \oplus B \oplus C \begin{cases} \rightarrow (A \oplus B) \oplus C \\ \rightarrow (A \odot B) \odot C \end{cases}$$



Full subtractor:-



Truth Table:-

A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Difference} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= A \oplus B \oplus C = \sum m(1, 2, 4, 7)$$


$$\text{Borrow} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC = \sum m(1, 2, 3, 7)$$

$$= \bar{A}C + \bar{A}B + BC \quad \text{--- (1)}$$


OR

$$= (\bar{A}\bar{B} + AB)C + \bar{A}B(\bar{C} + C)$$

$$= (A \odot B)C + \bar{A}B$$



OR



FS $\Rightarrow$ 2 HS and 1 OR

Question :-

→ Logical expression for difference $\begin{cases} \Sigma m(1,2,4,7) \\ A \oplus B \oplus C \end{cases}$


→ Logical expression for Borrow $\begin{cases} \Sigma m(1,2,3,7) \\ AB + BC + \bar{A}C \\ \bar{A}B + (A \odot B)C \end{cases}$

→ Min. no. of NAND $\Rightarrow 9$

→ " " " NOR $\Rightarrow 9$

→ No. of HS & OR $\Rightarrow 2HS + 1OR$

Comparator :-



Truth Table :-


A	B	A = B (X)	A > B (Y)	A < B (Z)
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

Logical Expressions :-


$$X = \bar{A}\bar{B} + AB = A \odot B$$

$$Y = A\bar{B}$$

$$Z = \bar{A}B$$



2-Bit Comparator:-



A		B		A=B	A>B	A<B
A_1	A_0	B_1	B_0	X	Y	Z
0	0	0	0	1	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	1	0	0
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			
1	1	1	0			
1	1	1	1			

$$\rightarrow A = B = (A_1 = B_1) \cdot (A_0 = B_0)$$

$$= (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

$$\rightarrow A > B = (A_1 > B_1) \text{ or } (A_1 = B_1) \cdot (A_0 > B_0)$$

$$= (A_1 \cdot \bar{B}_1) + (A_1 \odot B_1) \cdot A_0 \bar{B}_0$$

$$\rightarrow A < B = \bar{A}_1 \cdot B_1 + (A_1 \odot B_1) \cdot \bar{A}_0 \cdot B_0$$

Note :-


$\rightarrow$ In n-bit comparator total no. of combination

$\rightarrow$ In n-bit comparator, no. of equal condition = 2^n

$\rightarrow$ In n-bit comparator, no. of greater/lesser

condition present = $\Rightarrow \frac{2^{2n} - 2^n}{2}$

3-Bit Comparator :-



$$\rightarrow X = (A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

$$\rightarrow Y = A_2 \bar{B}_2 + (A_2 \odot B_2) A_1 \bar{B}_1 + (A_2 \odot B_2) (A_1 \odot B_1) A_0 \bar{B}_0$$

$$\rightarrow Z = \bar{A}_2 \cdot B_2 + (A_2 \odot B_2) \bar{A}_1 B_1 + (A_2 \odot B_2) (A_1 \odot B_1) \bar{A}_0 B_0$$

Note :-

$$\rightarrow X_1 = A_1 \oplus B_1$$

$$X_0 = A_0 \oplus B_0$$

$$X_1 = A_1 \oplus B_1$$

$$X_2 = A_2 \oplus B_2$$

$$\rightarrow \text{For } A = B, X = X_2 \cdot X_1 \cdot X_0$$

$$\rightarrow \text{For } A > B, Y = A_2 \bar{B}_2 + X_2 \cdot A_1 \bar{B}_1 + X_2 X_1 A_0 \bar{B}_0$$

$$\rightarrow \text{For } A < B, Z = \bar{A}_2 B_2 + X_2 \cdot \bar{A}_1 B_1 + X_2 X_1 \bar{A}_0 B_0$$

Note:-

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	0



SOP Expression:-

$$Y = \bar{A}\bar{B} \cdot 1 + \bar{A}B \cdot 0 + A\bar{B} \cdot 1 + AB \cdot 0$$

POS Expression:-


$$Y = (A+B+1)(A+\bar{B}+C)(\bar{A}+B+1)(\bar{A}+\bar{B}+C)$$

Multiplexer:-




- It is a combinational circuit which have many data i/p's and single o/p
- Depending on select, one of the data is transfers to the o/p
- Hence MUX is known as Many to one circuit
- Data selector
- Universal logic circuit
- Parallel to serial data converter


Symbol:-



2:1 MUX:-



S	Y
0	I_0
1	I_1




→ Internal Diagram


→ Two level AND-OR because data is not going through Not gate.

4:1 MUX:-

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




For 8:1 MUX:-

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \dots + S_2 S_1 S_0 I_7$$

Types of questions in MUX:-

(1) Implementation of Higher order MUX using Lower order MUX:-

(a) $4 \times 1 \xrightarrow{S_1, S_0} 2 \times 1 \text{ MUX}$



operation:-

S_1	S_0	Y
1	0	I_2

$$\frac{4}{2} = 2, \frac{2}{2} = 1$$


No. of MUX

(b) 8x1 MUX Using 2x1 MUX:-

8x1 $\longrightarrow$ 2x1 MUX

$$\frac{8}{2} = (4), \quad \frac{4}{2} = (2), \quad \frac{2}{2} = (1)$$

No. of MUX required = $4 + 2 + 1 = 7$



(c) 16x1 MUX using 2x1 MUX:-

16x1 $\longrightarrow$ 2x1

$$\frac{16}{2} = (8), \quad \frac{8}{2} = (4), \quad \frac{4}{2} = (2), \quad \frac{2}{2} = (1)$$

No. of MUX req. = $8 + 4 + 2 + 1 = 15$

Note: -

No. of
MUX req.

$$\Rightarrow 64 \times 1 \xrightarrow{63} 2 \times 1$$

$$\Rightarrow 256 \times 1 \xrightarrow{255} 2 \times 1$$

$$\Rightarrow \boxed{2^n \times 1 \xrightarrow{2^n - 1} 2 \times 1}$$

$n = \text{select i/p}$

$2^n = \text{i/p's}$


(d) 16x1 MUX using 4x1 MUX -

$$16 \times 1 \longrightarrow 4 \times 1$$

$S_3 \ S_2 \ S_1 \ S_0$

$$\frac{16}{4} = \textcircled{4}, \quad \frac{4}{4} = \textcircled{1}$$

$$\text{No. of MUX Req} = 4 + 1 = 5$$



Note:-

No. of MUX
Required

$\Rightarrow$

64×1

$\xrightarrow{21}$

4×1

$\Rightarrow$

64×1

$\xrightarrow{9}$

8×1


$\Rightarrow$

256×1


$\xrightarrow{17}$

16×1

(2) MUX as Universal Logic Circuit:-




(a) NOT Gate:-



A	Y
0	1
1	0

(b) AND Gate :-



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$\Rightarrow$


A	Y
0	0
1	B

$\rightarrow I_0$


$\rightarrow I_1$

$$Y = \bar{A} \cdot 0 + A \cdot B = AB$$

(c) OR Gate :-




(d) NAND Gate :-




No. of 2x1 MUX implement NAND is 2

(c) NOR Gate :-




No. of ~~MUX~~ 2x1 MUX to implement NOR is 2.

(f) EXOR Gate :-



(g) EX-NOR Gate :-



Ques:- To implement 2 i/p. exclusive OR Gate & AND gate min. no. of 2x1 MUX required

Ans:- 2, 1

Note:-

NOT
AND
OR


→ Required ① → 2x1 MUX

NAND
NOR
EXOR
EXNOR



→ Required ② → 2x1 MUX

→ To implement half adder, No. of 2x1 MUX

(i) HA $\xrightarrow{3}$ 2x1 MUX




(ii) HS $\xrightarrow{3}$ 2x1 MUX




4x1 MUX as Universal circuit:-


(i) AND :-




(ii) OR :-



(iii) NAND :-




(iv) NOR :-



(V) EXOR:-

NOTE:-



$$\Rightarrow HA \xrightarrow{2} 4 \times 1$$

$$\Rightarrow HS \xrightarrow{2} 4 \times 1$$


$$\left. \begin{matrix} HA \\ HS \end{matrix} \right\} 5 \rightarrow \text{NAND/NOR}$$

$$\left. \begin{matrix} HA \\ HS \end{matrix} \right\} 3 \rightarrow (2 \times 1) \text{ MUX}$$

$$\left. \begin{matrix} HA \\ HS \end{matrix} \right\} 2 \rightarrow (4 \times 1) \text{ MUX}$$

3. Determine minimised logical expression for given MUX circuit:-

Ques:-



$$(a) A \oplus B$$

$$(b) A \odot B$$

$$(c) A \oplus C$$

$$(d) A \odot C$$

Soln:-


$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + ABC$$

$$= \bar{A}\bar{C} + AC = C(\bar{A} + A)$$

$$= \bar{A}\bar{C} + AC$$


$$= A \odot C$$

Ques:-



$$\text{Soln:- } Y = \bar{A}\bar{B}C + \bar{A}B + 0 + AB\bar{C}$$

$$\begin{aligned} \Rightarrow Y &= \bar{A}\bar{B}C + B(\bar{A} + A\bar{C}) \\ &= \bar{A}\bar{B}C + B(\bar{A} + \bar{C}) \\ &= \bar{A}\bar{B}C + \bar{A}B + B\bar{C} \\ &= \bar{A}(\bar{B}C + B) + B\bar{C} \\ &= \bar{A}(B + C) + B\bar{C} \\ &= \bar{A}B + \bar{A}C + B\bar{C} \end{aligned}$$



$$= \bar{A}C + B\bar{C}$$


(4) Implementation of given logical expression

using MUX:-

Ques:- Implement $F(A,B,C) = \sum m(0,1,3,6,7)$

Using 4x1 MUX with AB as select line

Soln:-



	A	B	$\bar{C}$
0	0	0	0 $\rightarrow \bar{C}$
1	0	0	1 $\rightarrow C$
2	0	1	0 $\rightarrow \bar{C}$
3	0	1	1 $\rightarrow C$
4	1	0	0 $\rightarrow \bar{C}$
5	1	0	1 $\rightarrow C$
6	1	1	0 $\rightarrow \bar{C}$
7	1	1	1 $\rightarrow C$

Implementation Table :-

	I_0	I_1	I_2	I_3
$\bar{C}$	0	2	4	6
C	1	3	5	7

$\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$
 1 0 0 1

Ques:- Implement $f(A, B, C) = \sum m(1, 2, 4, 5, 7)$ using 4:1 MUX with

- (i) AB as select line
- (ii) AC as select line
- (iii) BC as select line

Note:-

$\Rightarrow$ Using one 4x1 MUX $\begin{cases} \text{any 2 variables} \\ \text{some of 3 variable} \end{cases}$

$\Rightarrow$ Using one 4x1 MUX & NOT gate $\begin{cases} \text{Any 2 Variables} \\ \text{Any 3 Variable} \end{cases}$

$\Rightarrow$ Using one 8x1 MUX $\begin{cases} \text{Any 3 variable} \\ \text{some of 4 variables} \end{cases}$


$\Rightarrow n \longrightarrow 2^n \times 1 \quad \Rightarrow n \text{ variable} \longrightarrow 2^{n-1} \times 1$
 one No

questions:-


- (i) Sum of FA
- (ii) FA using 4x1 MUX
- (iii) FA using 8x1 MUX
- (iv) $f(A, B, C) = A + \bar{B}C$
- (v) $f(A, B, C) = \prod M(0, 1, 2, 5)$

DEMUX:-


- It is a combinational circuit having many o/p and one i/p depending on the select control.
- I/p is transferred to one of the o/p line. Hence, it is known as 1 to many circuit. It is also called data distributor.
- It is serial to parallel converter.



Symbol:-



1:2 DEMUX:-




S	Y ₁	Y ₀
0	0	I
1	I	0



$$Y_0 = \bar{S}I$$

$$Y_1 = SI$$

- DEMUX contain AND gate N/w only.



1X4 DEMUX:-



Higher Order MUX DEMUX using Lower Order!

1X4 DEMUX $\xrightarrow{1+2=3}$ 1X2

4X1 DEMUX $\xleftarrow{(2+1)=3}$ 2X1

1X8 DEMUX $\xrightarrow{7}$ 1X2

8X1 $\xrightarrow{4+2+1=7}$ 2X1

$$\Rightarrow 1 \times 16 \quad \frac{5}{1+4} \quad 1 \times 4$$

$$\Rightarrow 1 \times 64 \quad \frac{21}{1+4+16} \quad 1 \times 4$$

$$\Rightarrow 1 \times 64 \quad \frac{9}{1+8} \quad 1 \times 8$$


$$\Rightarrow 1 \times 256 \quad \frac{17}{1+16} \quad 1 \times 16$$

Decoder:-

- Decoder is a combinational circuit which has many data i/p's & many o/p's.
- Decoder is used to convert binary to other codes such as
 - Binary to octal (3x8)
 - BCD to decimal
 - Binary to hexadecimal

→ Decoder can be used to decode address and will generate chip select signal.

$\overline{CS}$	CS
Active low	Active high



E	A	B	Y_3	Y_2	Y_1	Y_0
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

$$Y_0 = \bar{A}\bar{B}E$$

$$Y_1 = \bar{A}BE$$

$$Y_2 = A\bar{B}E$$

$$Y_3 = ABE$$

→ Decoder and Demux internal circuit remain same

⇒ 2x4 DEMUX → 2x4 Decoder → 1x4 DEMUX


⇒ 3x8 ————— 1x8 DEMUX


⇒ 4x16 ————— 1x16 " "

⇒ ⑧ x 256 ————— 1x 256 " "


↓
select line → 8

Implement HA using 2x4 decoder circuit!-






Implement HS! —



→ To implement HA one 2x4 and 1 or gate is required

→ To implement Both Subtract/Adder only 1 circuit with 2x4 decoder and 1 OR gate.


3x8 Decoder! —



Binary to Octal! —

A	B	C	X
0	0	0	0
0	0	1	1
1	1	1	7

● Implement FA circuit using 3x8 Decoder:-



Questions:-

Implement


(i) FS using 3x8 decoder

(ii) $f(A, B, C) = \Sigma m(1, 2, 4, 5, 7)$


(iii) $f(A, B, C) = A + BC$

Ques:- 4x16 decoder any code conversion.


Implementation of Higher order decoders using lower order decoders:-



→ 4x16 using 2x4 :-



⇒ 3x8 Using 2x4 :-




$$\Rightarrow \begin{array}{l} 16 \times 64 \\ 1 \times 64 \end{array} \xrightarrow{21 (1+4+16)} \begin{array}{l} 2 \times 4 \\ 1 \times 4 \end{array}$$

$$\Rightarrow 8 \times 256 \xrightarrow{17 (1+16)} 4 \times 16$$

→ Decoder / DEMUX → IC same

4x16 Using 3x8:-




ENCODER:-

- It is a combinational circuit which have many i/p & many o/p.
- It is used to convert other codes to binary such as
 - Octal to binary (8x3)
 - Decimal to BCD (10x4)
 - Hex to Binary (16x4)

BHARAT PHOTOSTAT 9718102070

Octal to Binary Encoder :- / 8X3 Encoder :-



→ In encoder one of the i/p line is high and corresponding binary is available at the o/p

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$Y_0 = I_1 + I_3 + I_5 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_2 = I_4 + I_5 + I_6 + I_7$$


→ Encoder basic circuit is OR-gate



Encoder

● Priority Encoder:-

- → In priority encoder, any no. of i/p can be logic 1 but binary is available corresponding to highest priority i/p line at o/p




I_3	I_2	I_1	I_0	Y_1	Y_0
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

$$Y_1 = I_3 + \bar{I}_3 I_2 = I_3 + I_2$$

$$Y_0 = I_3 + \bar{I}_3 \bar{I}_2 I_1 = I_3 + \bar{I}_2 I_1$$

Adder:-




In order to add gp. of bits following adders are used.

- i) Serial adder
- ii) Parallel adder
- iii) Look ahead adder

(i) Serial Adder:-

- In serial adder only 1 full adder is used to add any no. of bits
- In this shift registers are used to provide data to full adder
- In serial adder to provide n -bit addition it requires min. n clock pulses
- Serial adder is slowest adder

(ii) Parallel Adder:-





- In parallel adder each bit requires separate adder circuits to provide n -bit addition in parallel adder, it requires $(n-1)$ FA and 1 HA OR

n FA

$(2n-1)$ HA and $(n-1)$ OR Gates

4-bit Parallel adder circuit / Ripple carry Adder:-






C₄ S₃ S₂ S₁ S₀

- In parallel adder each full adder will provide 2tpd delay to provide sum or carry o/p.
- In n-bit parallel adder to provide result, it requires 2Ntpd delay.
- In this carry propagation delay is present from i/p to o/p.
- As no. of bits are increased, carry propagation delay increases. Hence it is known as ripple carry adder circuit.
- Its disadvantage is as no. of bits are increased, speed of operation decreases.

Look Ahead Carry Circuit:-

→ To remove the disadvantage of parallel adder, look ahead carry circuit is designed -

4-Bit Look ahead carry adder circuit:-



G_i = Carry generator term P_i → Carry Propagation term

$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i C_i + G_i$$

$P_0 = A_0 \oplus B_0$	$G_0 = A_0 \cdot B_0$	$S_0 = P_0 \oplus C_0$
$P_1 = A_1 \oplus B_1$	$G_1 = A_1 \cdot B_1$	$S_1 = P_1 \oplus C_1$
$P_2 = A_2 \oplus B_2$	$G_2 = A_2 \cdot B_2$	$S_2 = P_2 \oplus C_2$
$P_3 = A_3 \oplus B_3$	$G_3 = A_3 \cdot B_3$	$S_3 = P_3 \oplus C_3$


C_0 → input carry

$$C_1 = P_0 C_0 + G_0$$

$$C_2 = P_1 C_1 + G_1 = P_1 (P_0 C_0 + G_0) + G_1 = P_1 P_0 C_0 + P_1 G_0 + G_1$$

$$C_3 = P_2 C_2 + G_2 = P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2$$

$$C_4 = P_3 C_3 + G_3 = P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_0 + P_3 P_2 G_1 + P_3 G_2 + G_3$$



→ In look ahead carry adder, carry generated by 2-level AND-OR N/w

→ In look ahead carry N/w, no. of AND-gate used

$$= \frac{n(n+1)}{2}$$

→ No. of OR gates = n

→ If all logic gates have same t_{pd} (AND, OR, EXOR),
then to provide carry, delay = $3t_{pd}$
& to provide sum, delay = $4t_{pd}$ -

→ Propagation is independent of No. of bits and depends on no. of level.

→ LAC is fastest adder.

→ In this O/P is generated directly from i/p bits.



Sequential circuits

Flip Flops:-


- Basic memory element
- store 1 bit
- Having two stable state. Hence it is known as bistable multivibrator
- Having two outputs which are complementary to each other

SR latch:-

(i) Using NOT Gate:-



(ii) Using NAND Gate:-



S	R	Q
0	0	Invalid
0	1	1
1	0	0
1	1	Previous State

→ Previous state $\left(\begin{matrix} Q=0, \bar{Q}=1 \\ Q=1, \bar{Q}=0 \end{matrix} \right) \text{ OR } \equiv$

Note:-


Invalid
 $Q=1, \bar{Q}=1$

NAND

- Prev In SR latch if both gates are disable then o/p is in invalid state
- If both gates are enable then o/p remains in previous state, if previous state is valid state.

→ If both gates are enable, o/p of SR latch is in
 $Q = 0, \bar{Q} = 1$
 OR
 $Q = 1, \bar{Q} = 0$


Ques:- The circuit shown in figure is NAND latch if i/p $X_1 = 0, X_2 = 1$ applied then o/p Q will be



- (a) logic 0
- (b) logic '1'
- (c) Invalid
- (d) Previous state

Ans - b.

(iii) Using NOR:-



S	R	Q
0	0	Prev. State
0	1	0
1	0	1
1	1	Invalid



→ Invalid ($Q = 0, \bar{Q} = 0$) → For NOR

Application of SR Latch:-

- SR latch is mainly used as memory element in digital circuit.
- To eliminate bounce in switches or keyboard SR latch is used.

SR FF :-

(i) Using NAND :-




Note:-

→ The purpose of two NAND gate (first) is to invert the (1) i/p

Clock	S	R	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid

→ Memory
(first) is to
Hold Invert the (1)
Reset
Set
Unused state

(ii) Using NOR latch:-



Clock	S	R	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid

→ Memory
Hold
Reset
Set
Unused state

Characteristic Table :-

S	R	Q_n	Q_{n+1}	
0	0	0	0	} Hold (Q_n)
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0	1	} Set
1	0	1	1	
1	1	0	X	
1	1	1	X	

Characteristic Equation :- (For o/p finding)

$$Q_{n+1} = \sum m(1, 4, 5) + \sum d(6, 7)$$


S	$R Q_n$			
	$\bar{R} \bar{Q}_n$	$\bar{R} Q_n$	$R \bar{Q}_n$	$R Q_n$
$\bar{S}$		1		
S	1	1	X	X

$$Q_{n+1} = S + \bar{R} Q_n \rightarrow S \cdot R \neq 1$$

Excitation Table :- (For i/p finding)

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

State Diagram:-



Disadvantage:-

→ Invalid state is present when S and R i/p is logic 1. To avoid this JK ff is used.


JK FF:-

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\bar{Q}_n$ → Toggle

SR to JK:-


**

$$\begin{aligned} S &= J\bar{Q} \\ R &= KQ \end{aligned}$$




Clock	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	$\bar{Q}_n$

JK FF Using NAND Gate:-



JK FF Using NOR Gate:—



Characteristic Table:-

J	K	Q_n	Q_{n+1}	
0	0	0	0	} H
0	0	1	1	
0	1	0	0	} R
0	1	1	0	
1	0	0	1	} S
1	0	1	1	
1	1	0	1	} Toggle.
1	1	1	0	

Characteristic Equation :-


J \ Q_n	$\bar{Q}_n$	Q_n	$\bar{Q}_n$
$\bar{J}$		1	
J	1	1	1

$$Q_{n+1} = \bar{J}\bar{Q}_n + JQ_n$$



Excitation Table :-

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

State Diagram :-



D FF :-



Clock	$\bar{D}$	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1

$\bar{D}$	Q_{n+1}
0	0
1	1

Characteristic Table :-

$\bar{D}$	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

$$Q_{n+1} = \bar{D}$$


→ Delay FF (or) D flip-flop

→ Transparent latch


Excitation Table :-

Q_n	Q_{n+1}	$\bar{D}$
0	0	0
0	1	1
1	0	0
1	1	1

State Diagram :-



T FF :-



$$J = K = T$$

Clock	T	Q_{n+1}	
0	X	Q_n	$\rightarrow H$
1	0	Q_n	$\rightarrow H$
1	1	$\bar{Q}_n$	$\rightarrow T$

T	Q_{n+1}
0	Q_n
1	$\bar{Q}_n$

Characteristic Table :-

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0


Characteristic Equation :-

$$Q_{n+1} = TQ_n + T\bar{Q}_n$$


Excitation Table :-

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

State Diagram :-



Note:-



$$Q_{n+1} = S + \bar{R}Q_n$$

$$\therefore Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

$$Q_{n+1} = \bar{Q}_n$$

$$Q_{n+1} = T \oplus Q_n$$

Q_n	Q_{n+1}	S	R	J	K	$\bar{Q}_n$	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

Clock

Level Trigger














Edge Trigger

+ve level




-ve level

+ve edge

-ve edge





Level Triggering:-



seen by FF


Race Around Condition :-



- Disadvantage of JK FF is race-around
- Race around occurs when
 - $J = K = 1$
 - $t_{pd} \text{ FF} < t_{pw}$ (Pulse width delay, FF delay)
- During race around o/p will change many times in single clock


Condition to avoid Race Around :-

$$t_{pw} < t_{pd} \text{ FF} < T_{CLK}$$



- To avoid race around condition Master-Slave FF is used

Master Slave FF :-



- In MS FF shown in figure, Master is applied with i/p clock and slave is applied with inverted clock. Due to this Master and Slave will not change at a time.
- O/p of MS FF change when slave o/p is changing

- As for operation master is level triggered and slave is edge triggered (if M is +ve level, slave → -ve edge
M -ve, slave → +ve edge)
- At the o/p of master slave there is no race around condition.

Conversion from one FF to another FF :-

→ Convert JK FF to D FF

Procedure :-

- (i) Construct required FF characteristic table
- (ii) Fill available flip flop excitation table
- (iii) Write excitation equation
- (iv) Minimize logical exp.
- (v) Implement circuit

$\bar{Q}_n$	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0


$$J = \sum m(2) + \sum d(1,3)$$

$$K = \sum m(1) + \sum d(0,2)$$

$\bar{Q}_n$	Q_n	Q_{n+1}
0	0	X
0	1	X
1	0	1
1	1	1

$$J = D$$

$$K = \bar{D}$$



WB (Q→35)

JK → AB (Conv.)

A	B	Q_{n+1}
0	0	$\bar{Q}_n$
0	1	1
1	0	Q_n
1	1	0

A	B	Q_n	Q_{n+1}	J	K
0	0	0	1	1	X
0	0	1	0	X	1
0	1	0	1	1	X
0	1	1	1	X	0
1	0	0	0	0	X
1	0	1	1	X	0
1	1	0	0	0	X
1	1	1	0	X	1

$$J = \sum m(0, 2) + \sum d(1, 3, 5, 7)$$

A	BQ_n	$\bar{B}\bar{Q}_n$	$\bar{B}Q_n$	BQ_n	$B\bar{Q}_n$
$\bar{A}$	1	—	X	X	X
A	—	—	X	X	—

$$J = \bar{A}$$

→ JK to B :-

$$J = B$$

$$K = \bar{B}$$

→ JK to T :-

$$J = K = T$$

→ JK to SR :-

$$J \Leftarrow S$$

$$K \Leftarrow R$$

→ SR to JK :-

$$S = J\bar{Q}$$

$$R = KQ$$

→ SR to B :-

$$S = B, R = \bar{B}$$

→ SR to T :-

$$S = T\bar{Q}, R = TQ$$

→ B to SR :-

$$Q_{n+1} = B$$

$$Q_{n+1} = S + \bar{R}Q_n$$

$$B = S + \bar{R}Q$$

→ B to JK :-

$$B = J\bar{Q} + KQ$$



→ B to T :-

$$B = T \oplus Q$$

→ T to JK :-
 $T = J\bar{Q} + \bar{K}Q$

→ T to SR :-
 $T = S\bar{Q} + RQ$

→ T to D :-
 $T = D \oplus Q$

Latch	FF
→ level trigger 	edge trigger 
→ Asynchronous	Synchronous

Setup time :- (t_{su})



→ Min. time required to keep i/p at proper level before applying clock

Hold time :- (t_H)

→ Min. time to keep same data after applying clock to store data properly

$$t_{su} > t_H$$

$$T_{CLK} \geq t_{pd} FF + t_{su}$$




$$T_{CLK} \geq t_{pd} FF + t_{su} + t_{comb}$$

Registers:-


Registers:-

- Registers are used to store group of bits
- Registers are cascading of FF
- For n-bits storage, n registers are required
- Depending on i/p and o/p, registers are of four types
- (I) SISO (II) SIPO (III) PISO (IV) PIPO
- In registers, BFF is used
- In shift registers - JK FF
- BFF

SISO:-




Clock	Data	$Q_3 Q_2 Q_1 Q_0$
0	1101	0 0 0 0
1		1 0 0 0
2		0 1 0 0
3		1 0 1 0
4		1 1 0 1



- In n-bit SISO register to store n-bit data serial, minimum n-clock pulses are used.
- SISO register is used to provide delay to the i/p data
- In n-bit SISO register, it provides $n \times T_{CLK}$ delay to the i/p data.
- In n-bit SISO register to provide serial out min (n-1) clock pulses are used.

SISO :-



→ In SISO register, to provide serial i/p, min. n clock pulses are required

→ To provide parallel out data, no clock pulse is required


serial → temporal code

Parallel → Spatial code

→ Convert temporal code into spatial code

Ques:-

The circuit shown in figure is SISO register loaded with 1010. After 3-clock pulse data present is



Ans:-


Clock

0	1	0	1	0
1	1	1	0	1
2	1	1	1	0
3	1	1	1	1

Ques:-

After 3-clock pulse data present in register is


Clock



Ans:-

0 0 1 1


Ques:- 4-bit SISO loaded with 1011 : If clock pulse are applied continuously then after how many clock pulses - data will become 1011 again



Soln:-

Clock	Data
0	1 0 1 1
1	0 1 0 1
2	0 0 1 0
3	1 0 0 1
4	1 1 0 0
5	1 1 1 0
6	0 1 1 1
7	1 0 1 1


PIPO :-



- Control = 0 , parallel in
- Control 1 → serial o/p
- PI (1 clock) → serial o/p = n-1

→ convert spacial code into temporal code.

PIPO:-



Note:

	i/p	o/p
SIPO	n	n-1
SIPO	n	0
PISO	1	n-1
PIPO	1	0

→ PIPO is fastest

BCD Code :-

- 4 bit code
- Each decimal digit is represented with 4 bit binary form
- Weighted Code
- 8421 code
- In 4-bit BCD code there are 6 invalid BCD code
i.e. 1010, 1011, 1100, 1101, 1110, 1111

Note:-


- In logic circuit design, consider invalid BCD code as don't care
- During addition if invalid BCD code is present then add 0110 to get correct result

Decimal	BCD Code	Excess 3 Code	2421
0	8 4 2 1 0 0 0 0	0 0 1 1	0 0 0 0
1	0 0 0 1	0 1 0 0	0 0 0 1
2	0 0 1 0	0 1 0 1	0 0 1 0
3	0 0 1 1	0 1 1 0	0 0 1 1
4	0 1 0 0	0 1 1 1	0 1 0 0
5	0 1 0 1	1 0 0 0	1 0 1 1
6	0 1 1 0	1 0 0 1	1 1 0 0
7	0 1 1 1	1 0 1 0	1 1 0 1
8	1 0 0 0	1 0 1 1	1 1 1 0
9	1 0 0 1	1 1 0 0	1 1 1 1

complement

Ques:- The circuit shown in figure is a 4-bit logic circuit which has i/p as BCD code and o/p Y.

Y is logic '1' when i/p BCD is divisible by 3 then minimised expression for o/p Y



Soln:-

Decimal	BCD Code	Y
0	0 0 0 0	1
1	0 0 0 1	0
2	0 0 1 0	0
3	0 0 1 1	1
4	0 1 0 0	0
5	0 1 0 1	0
6	0 1 1 0	1
7	0 1 1 1	0
8	1 0 0 0	0
9	1 0 0 1	1

$$= X_3 X_0 + \bar{X}_2 X_1 X_0 + X_2 X_1 \bar{X}_0 + \bar{X}_3 \bar{X}_2 \bar{X}_1 \bar{X}_0$$

Note:-

For 8-bit BCD code

Valid 00 to 99 = 100

invalid 256 - 100 = 156

Excess 3 code :-

- BCD code + 0011
- Excess 3 BCD code
- Unweighted code
- Self Complimentary Code

Note :-

$$9 = 2+4+2+1 \rightarrow 2 \ 4 \ 2 \ 1$$

$$9 = 3+3+2+1 \rightarrow 3 \ 3 \ 2 \ 1$$

$$9 = 5+2+1+1 \rightarrow 5 \ 2 \ 1 \ 1$$


Self Compliment
&
Weighted

(If sum of digit comes 9)


- ASCII → 7 bit code
- EBCDIC → 8 bit (data transmission) (Punching code)
- Hollerath → 12 bit

Gray Code :-


- In this, successive no. will differ by only 1 bit
- Also known as Unit distance code (UDC)
- Reflective code or cyclic code






- Minimum error code
- Unweighted code



→ Binary
(Binary to Gray)



Gray to Binary:-



COUNTERS

Counters:-

→ Counters can be used

- (I) To count no. of clock pulses
- (II) Frequency dividers
- (III) Timers
- (IV) To generate waveforms
- (V) To provide frequency measurements
- (VI) Pulse Width measurements

→ In counters with n FF's max. possible states are 2^n

$n \rightarrow$ no. of FF


$N \rightarrow$ No. of states

$$N \leq 2^n$$

$$n \geq \log_2 N$$

→ No. of states used in counter is called as module count Mod. no.


Mod 10 $\rightarrow$ Decade counter



Ques:- A decade counter is applied with clock frequency of 10 MHz then o/p of frequency is

Ans:- 1 MHz

→ If mod M and mod N counters are cascaded then it will act as Mod MN counters.



ques:- Mod 3, Mod 4 and Mod 5 counters are cascaded then no. of states are:


soln:- No. of states = $3 \times 4 \times 5 = 60$ states

→ Depending on clock pulse applied, counters are of two types:


- (i) Synchronous counter
- (ii) Asynchronous counter

Clock		
	Synchronous Counter	Asynchronous Counter
1.	All FF's are applied with same clock	Different FF's are applied with applied different clock.
2.	Faster	Slower
3.	Any count sequence can be designed	Fixed count sequence is possible i.e. Up & Down
4.	No decoding errors	Decoding errors will be present
5.	eg:- Ring counter, Johnson counter	eg:- Ripple counter

Ques:-




Clock	Q
0	0
1	1
2	0
3	1
4	0
5	1



Ripple Counter:-

- Asynchronous counter
- Different flip flops are applied with different clock pulse
- Toggle Mode

3-Bit Ripple Counter:-



- In ripple counter shown in figure, Q_0 toggles for every clock pulse -ve edge
- Q_1 toggles, Q_0 changes from $1 \rightarrow 0$
- Q_2 toggles, Q_1 changes from $1 \rightarrow 0$
- Q_0 toggles for every clock pulse -ve edge

Truth Table :-


Clock	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

→ Mod 8 ripple up counter (above).

Note :-

- (i) -ve edge trigger - Q as clock → Upcounter
- (ii) +ve edge trigger - $\bar{Q}$ as clock → Upcounter
- (iii) +ve edge trigger - Q as clock → downcounter
- (iv) -ve edge trigger - $\bar{Q}$ as clock → downcounter

3 Bit Ripple Down counter (Mod 8 ripple down counter) :-



Truth Table :-

clock	Q_2	Q_1	Q_0
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0

0	0	0
0	0	1
0	1	1
1	1	1

unwanted state
 transition state
 (due to propagation delay)
 ↓
 decoding error


In n-bit ripple counter propagation delay of each FF is $t_{pd FF}$ then

$$T_{CLK} \geq n t_{pd FF}$$

$$f_{CLK} \leq \frac{1}{n t_{pd FF}}$$

$$f_{max} = \frac{1}{n t_{pd FF}}$$

Timing Diagram :-



control = 1 $\rightarrow$ Upcounter






Diagram illustrating a 3-bit ripple-carry counter using T flip-flops. The clock input f is connected to the clock input of the first flip-flop T_0 . The output Q_0 of T_0 is connected to the clock input of the second flip-flop T_1 with a delay of $T/2$. The output Q_1 of T_1 is connected to the clock input of the third flip-flop T_2 with a delay of $T/4$. The outputs are Q_0 , Q_1 , and Q_2 . A truth table for the transition state is shown on the right.

0	0	0
0	0	1
0	1	1
1	1	1

Transition state





$$T_{CLK} \geq n t_{pd FF} + T_s$$


$$f_{CLK} \leq \frac{1}{n t_{pd FF} + T_s}$$

$$f_{max} = \frac{1}{n t_{pd FF} + T_s}$$

→ In counter to reduce no. of states or to eliminate some of the states feedback is applied in the counter through clear or Reset the i/p







Mod 5 Ripple Counter :-



Clock	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	0	0	0

→ If +ve edge trigger then it is MOD 3
Ripple down counter

→ In Ripple counter
Max. possible states = 2^n



In Ripple Counter :-

(i) Trigger $\begin{cases} \rightarrow \text{+ve edge} \\ \rightarrow \text{-ve edge} \end{cases}$

(ii) Clock $\begin{cases} \rightarrow Q \\ \rightarrow \bar{Q} \end{cases}$

(iii) Clock $\begin{cases} \rightarrow Q \\ \rightarrow \bar{Q} \end{cases}$

(iii) Counter $\begin{cases} \rightarrow \text{up} \\ \rightarrow \text{down} \end{cases}$

(iv) feedback $\begin{cases} \rightarrow \text{CLR (000)} \\ \rightarrow \text{Pr (iii)} \end{cases}$


(v) Terminating logic/count $\begin{cases} \rightarrow \text{CLR} - 000 \\ \rightarrow \text{Preset} - 111 \end{cases}$

Synchronous counter:-

Ring counter:-

→ Synchronous counter

→ Shift register with feedback



→ In ring counter only one FF o/p. is logic '1' and it will rotate among all FF's with clock


Clock	Q_3	Q_2	Q_1	Q_0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	1	0	0	0
6	0	1	0	0
7	0	0	1	0
8	0	0	0	1
9	1	0	0	0

→ In ring counter

No. of states = n

No. of unused states = $2^n - n$

Timing Diagram :-



→ In n -bit ring counter output frequency at any ff is $\frac{f}{n}$

→ In ring counter time period of clock

$$T_{CLK} \geq t_{pd FF} + t_{su}$$

$$f_{CLK} \leq \frac{1}{t_{pd FF} + t_{su}}$$

→ Ring counter is fastest among all

→ Ring counter will generate phase shift of $\frac{360}{n}$

Application :-


- Stepper Motor Control
- SAR
- Waveform generators

Decoding :-


→ Main advantage of Ring counter is decoding logic is very simple and no hardware is used

Q ₃	Q ₂	Q ₁	Q ₀	Decoding
1	0	0	0	Q ₃
0	1	0	0	Q ₂




Ring Counter Using JK FF :-



Self starting Ring Counter :-



Johnson Counter :-



Clock	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0
9	1	0	0	0
10	1	1	0	0

→ No. of states used — $2n$

→ No. of unused states — $(2^n - 2n)$

→ If Johnson counter is operated in used state then o/p frequency at any flip flop is $\frac{f}{2n}$

✶ Disadvantage:-

→ Lockout may occur when counter is operated in unused state

$$T_{CLK} \geq t_{pdFF} + t_{su}$$

Decoding:-

Clock	Q_3	Q_2	Q_1	Q_0	Decoding
0	0	0	0	0	10_{10}
1	1	0	0	0	10_{10}


Clock	Q_3	Q_2	Q_1	Q_0	Decoding
0	0	0	0	0	$\overline{Q_3} \overline{Q_0}$
1	1	0	0	0	$Q_3 \overline{Q_2}$
2	1	1	0	0	$Q_2 \overline{Q_1}$
3	1	1	1	0	$Q_1 \overline{Q_0}$
4	1	1	1	1	$Q_3 Q_0$
5	0	1	1	1	$\overline{Q_3} Q_2$
6	0	0	1	1	$\overline{Q_2} Q_1$
7	0	0	0	1	$\overline{Q_1} Q_0$

→ To decode Johnson counter one 2 i/p AND gate or NOR gate is used for each state.

→ Johnson counter is also known as

- (i) Twisted Ring counter
- (ii) Switch tail counter
- (iii) Walking counter
- (iv) Creeping counter
- (v) Mobien counter




Synchronous Series Carry counter:-



→ The circuit shown in figure is synchronous series carry upcounter.

→ If $\overline{Q}$ is connected then it is down counter.

- Q_0 toggles for every clock pulse the edge of clock
- Q_1 toggles when $Q_0 = 1$ and the edge of clock
- Q_2 toggles when $Q_1 \neq Q_0 = 1$ and the edge of clock
- Q_3 toggles when $Q_2 Q_1 Q_0 = 1$ and -ve edge of clock




Clock	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
...	...	...	...	...
15	1	1	1	1
16	0	0	0	0

Time period,

$$T_{CLK} \geq t_{pdFF} + (n-2) t_{pdAND} + t_{su}$$

Synchronous Parallel carry counter:-




$$T_{CLK} > t_{pdFF} + t_{pdAND} + t_{su}$$

Synchronous Counter Design:-

Design a synchronous counter with count sequence

... 00 → 10 → 01 → 11 → 00 ...

- Identify no. of states and no. of FF
- Construct state Table
- Write Excitation equation
- Minimize
- Implement



State Table:-

Present State		Next State		Excitation	
Q ₁	Q ₀	Q ₁₊	Q ₀₊	Q ₁	Q ₀
0	0	1	0	1	0
1	0	0	1	0	1
0	1	1	1	1	1
1	1	0	0	0	0


$$B_1 = \bar{a}_1 \bar{a}_0 + \bar{a}_1 a_0 = \bar{a}_1$$

$$B_0 = \bar{a}_1 a_0 + a_1 \bar{a}_0 = a_1 \oplus a_0$$

clock	a_1	a_0
0	0	0
1	1	0

Note:-

- In counter design, consider unused states as don't care.
- To design lock out avoiding counter, consider unused state corresponding next state, one of the used state




- According to Moore's law, transistor density will be double in every 18 months.

Ques:- In a 4-bit ripple counter propagation delay of each flip flop is 10 nsec then maximum clock frequency that can be applied to the counter is?

Soln:- $f_{max} = \frac{1}{n \cdot t_{pdd}} = \frac{1}{4 \times 10 \times 10^{-9}} = \frac{10^8}{4} = 25 \text{ MHz}$

Ans

ADC / DAC



- (i) Counter type
- (ii) SAR type
- (iii) Flash type
- (iv) Dual slope

- (i) Weighted Resistor
- (ii) R-2R Ladder

DAC :-

- (i) Resolution
- (ii) Analog o/p Voltage
- (iii) V_{FS}
- (iv) % Resolution
- (v) Error/Accuracy

(i) Resolution :-

→ change in analog voltage corresponding 1 LSB bit increment at the i/p

$$\text{Resolution} = \frac{V_r}{2^n - 1}$$

where n = no. of bits

V_r = reference voltage corresponding to logic '1' i/p

(ii) Analog o/p Voltage :-

$$V_a = \text{Resolution} \times \text{Decimal}$$

ques:- In a 4-bit DAC ref. voltage is 10V. If binary data 1001 is applied then analog o/p voltage is

soln:-

$$\begin{aligned}
 V_a &= \frac{10}{2^4 - 1} \times 9 \\
 &= \frac{10^2}{15} \times 9^3 = 6V
 \end{aligned}$$

(iii) V_{FS} :- (Full scale o/p voltage)

$$\begin{aligned} V_{FS} &= \text{Max. analog o/p voltage} \\ &= R \times \text{max } D \\ &= \frac{V_Y}{2^n - 1} \times (2^n - 1) \end{aligned}$$

$$V_{FS} = V_Y$$

(iv) % Resolution :-

$$\% \text{ Resolution} = \frac{\text{Resolution}}{V_{FS}} \times 100$$

$$= \frac{V_Y}{2^n - 1} \times 100$$

$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100$$

(v) Error / Accuracy :-

→ In ADC/DAC max. error acceptable is 1 LSB bit

$$\begin{aligned} \text{error} &\leq 1 \text{ LSB} \\ \text{error} &\leq \text{Resolution} \end{aligned}$$

Note :-

→ Resolution of R-2-R ladder N/w is


$$R = \frac{V_Y}{2^n}$$

$$\begin{aligned} \text{Resolution} \\ \text{of ADC} \end{aligned} = \frac{V_Y}{2^n - 1}$$

$$\% \text{ Resolution of ADC} = \frac{1}{2^n - 1} \times 100$$

$$\text{error} \leq \text{Resolution}$$

DAC




For ADC's

$V_1 > V_2 \rightarrow +V_{ref} \rightarrow \text{logic 1}$

$V_1 < V_2 \rightarrow -V_{ref} \rightarrow \text{logic 0}$


If $V_1 = V_2 \rightarrow \pm V_{ref}$ (based on internal bias current)

For DAC



$$V_o = \left(-\frac{R_f}{R_i} \right) \cdot V_i$$

$$V_o = (-R_f) \times I_f$$



$$V_o = \left(1 + \frac{R_f}{R_i} \right) V_i$$

4-bit Weighted Resistor DAC ckt :-

→ Accuracy is less due to different resistor

→ Assuming 4 bit to

$b_3 \quad b_2 \quad b_1 \quad b_0$


↓

MSB

↓

LSB

$V_r = \text{logic 1}$



$$I_3 = \frac{V_r}{R} \times b_3$$

$$I_2 = \frac{V_r}{2R} \times b_2$$

$$I_1 = \frac{V_r}{4R} \times b_1$$

$$I_0 = \frac{V_r}{8R} \times b_0$$



$$I_f = I_3 + I_2 + I_1 + I_0$$

$$\Rightarrow V_o = (-R_f) I_f$$

$$\text{LSB resistance} = 2^{n-1} \times \text{MSB Resistance}$$

Disadvantage of Weighted Resistor :-

- Accuracy is less due to diff use of different resistors
- To overcome this R-2R ladder network is used.




$$V_x = R \times \theta$$

$$= \frac{V_r}{2^n} \left(\sum_{i=0}^{n-1} 2^i b_i \right)$$

$$V_0 = \frac{V_r}{2^n} \times \left(\sum_{i=0}^{n-1} 2^i b_i \right) \times G_1$$

$$V_0 = R \times \theta \times G_1$$

3-bit R-2R ladder N/w:-



$$V_x = V_{x2} + V_{x1} + V_{x0}$$


Calculation of V_{x0} :-

-By using S.T & thevenin's theorem


$$\begin{aligned} V_x &= V_{x2} + V_{x1} + V_{x0} \\ &= \frac{V_Y}{2} \times b_2 + \frac{V_Y}{4} \times b_1 + \frac{V_Y}{8} \times b_0 \end{aligned}$$

$$= \frac{V_Y}{8} [4 \times b_2 + 2 \times b_1 + b_0]$$

$$V_x = \frac{V_Y}{2^n} \times \left(\sum_{i=0}^{n-1} 2^i b_i \right)$$




4-bit R-2R Ladder DAC (With non-inverting Amp):-



$$V_0 = \frac{V_Y}{2^n} \times \left(\sum_{i=0}^{n-1} 2^i b_i \right) \times \left(1 + \frac{R_F}{R_I} \right)$$

R-2-R ladder with inverting Amplifier :-




$$V_0 = \frac{V_Y}{2^n} \times \left(\sum_{i=0}^{n-1} 2^i b_i \right) \times \left(\frac{-R_F}{R_1 + R} \right)$$

$$V_0 = (-R_F) I_f$$

$$I_f = \frac{V_Y}{2^n} \times \left(\sum_{i=0}^{n-1} 2^i b_i \right) \left(\frac{1}{R_1 + R} \right)$$

Inverted ladder type DAC :-



$$I_f = I_3 + I_2 + I_1 + I_0$$

$$= \frac{I}{2} \times b_3 + \frac{I}{4} \times b_2 + \frac{I}{8} \times b_1 + \frac{I}{16} \times b_0$$

$$= \frac{I}{16} [8 \times b_3 + 4 \times b_2 + 2 \times b_1 + b_0]$$

$$I_f = \frac{V_r}{2^n} \left(\sum_{i=0}^{n-1} 2^i b_i \right) \times \frac{1}{R}$$


$$V_o = (-R_f) \times I_f$$

$$V_o = \frac{V_r}{2^n} \times \left(\sum_{i=0}^{n-1} 2^i b_i \right) \times \left(-\frac{R_f}{R} \right)$$

$$= R \times B \times G_1$$

ADC :-

Counter type ADC :-



→ In counter type ADC shown in figure, a comparator is used in i/p to compare i/p analog voltage V_A with feedback reference voltage provided by DAC

→ An Upcounter is used to convert no. of clock pulse applied through AND gate.

Operation :-

→ When analog voltage is greater than feedback voltage, the o/p of comparator is logic 1 and the counter will continuously increment

→ When analog voltage is less than feedback voltage, o/p of comparator is zero and counter will stop at this time and o/p of counter will provide binary value corresponding to input analog voltage.

eg:- Resolution = 1V i/p = $V_A = 4.7V$

o comparing with 4.7V $\Rightarrow V_A > V_{DAC}$

counter increment & Count = 0001

Process is continue and atlast if $V_{DAC} = 5V$

then $V_A < V_{DAC}$ & i/p to AND gate = 0 & counter stop


$$\text{Error} = 5 - 4.7 = 0.3V \leq \text{Resolution}(1V)$$

→ In counter type ADC for n -bit conversion max. no. of clock pulses used is $2^n - 1$

→ Max. Conversion time = $(2^n - 1) T_{CLK}$

→ Min " " " " = 1

→ Avg. " " " " = $\frac{2^n - 1 + 1}{2} = 2^{n-1}$




→ Counter type ADC is also known as Ramp type ADC

→ If up/down Counter is used in counter type ADC then it is known as Tracking type ADC

→ In this conversion time depends on i/p analog voltage

SAR type ADC :— (Successive Approximation type)



4-bit Ring Counter

1. 1000

2. 0100

3. 0010

4. 0001

- In SAR type ADC shown in fig, comparator used at i/p to compare i/p analog voltage with feedback voltage provided by DAC
- In SAR register ring counter is used to set successively one by one bit from MSB to LSB with clock
- Control ckt is used to reset current or present set bit in SAR when analog voltage is less than feedback voltage

5.1V → SOC → 1000 → 0110 → 0101 → 0101 → EOC

12.3V → SOC → 1000 → 1100 → 1110 → 1101 → 1100 → EOC


- In SAR type ADC, For n-bit conversion max. no. of clock pulses used is 2^n
- Max. conversion time = $n \times T_{CLK}$
- In this conversion time is independent of i/p analog voltage
- SAR type is faster than counter type ADC

Flash type ADC :-

- No. of comparators are connected in parallel to increase speed of operation. Hence it is known as parallel compare type ADC
- In this for n-bit conversion min. no. of comparators required = $2^n - 1$
- No. of resistors = 2^n to provide reference voltage

→ $2^n \times n$ priority encode

- 3-bit flash type ADC :-



→ Max. no. of clock pulses required for flash type → 1

→ Fastest type ADC among all

→ Range of analog

Range of analog voltage

Binary o/p
 $Y_2 \ Y_1 \ Y_0$

$$V_a < \frac{V_r}{8}$$

0 0 0

$$\frac{V_r}{8} < V_a < \frac{2V_r}{8}$$

0 0 1

$$\frac{2V_r}{8} < V_a < \frac{3V_r}{8}$$

0 1 0

$$\frac{6V_r}{8} < V_a < \frac{7V_r}{8}$$

1 1 0


$$V_a > \frac{7V_r}{8}$$



1 1 1

Disadvantage :-

→ large hardware is required.

Dual slope Integrating type ADC :-





0	0	0	0
0	0	0	1
0	1	1	1
1	0	0	0

1	1	1	1
0	0	0	0
0	0	0	1

$$T_1 = 2^n \times T_{CLK}$$

$$T_2 = T_1 = N T_{CLK}$$

1	0	1	0
---	---	---	---

→ N

→ In Dual slope ADC shown in figure, an integrator is used to integrate analog voltage V_a and ref. voltage $-V_r$ ($|V_r| > V_a$)

→ When conversion is started counter & t-FF are reset to zero and the switch is connected to analog voltage V_a

→ During analog voltage integration o/p of the integrator is -ve voltage have

After 2^n clock pulse counter will reach count 0 again

→ At this time ($T_1 = 2^n \text{ CLK}$), TFF toggles to logic 1 ($0 \rightarrow 1$) and switch is connected to reference voltage

→ During reference voltage integration, counter will continue clock pulses upto time T_2

→ At $T = T_2$ integrator o/p is the voltage and counter will stop

→ Let 'N' is the count when counter has stopped

$$T_2 - T_1 = N \times T_{\text{CLK}}$$

$$V_o = -\frac{V_d}{RC} T_1 + \frac{V_r}{RC} (t - T_1)$$

$$\text{At } t = T_2, V_o = 0$$

$$0 = -\frac{V_d}{RC} T_1 + \frac{V_r}{RC} (T_2 - T_1)$$

$$\frac{V_d}{RC} T_1 = \frac{V_r}{RC} (T_2 - T_1)$$

$$V_d \times 2^n T_{\text{CLK}} = V_r \cdot N T_{\text{CLK}}$$

$$\Rightarrow V_d = \left(\frac{V_r}{2^n} \right) N$$

$N \rightarrow \text{count}$

$$V_d \propto N$$

→ Most accurate ADC among all

→ Ripple will not present

→ Mostly used in digital voltmeter

→ Slowest ADC among all

→ No. of clock pulses = $2^n + N$

→ Max. no. of clock pulse = $2^n + (2^n - 1)$
 $\approx 2^{n+1}$

Clock Time	
Counter type	$\rightarrow (2^n - 1) T_{CLK}$
SAR type	$\rightarrow (n) T_{CLK}$
Flash type	$\rightarrow 1 T_{CLK}$
Successive slope	$\rightarrow (2^{n+1}) T_{CLK}$

$$= T_S$$

$$= T_S$$

$$= T_S$$

$$= T_S$$

Logic families! -

Transistor


J_{EB}	J_{CB}		
RB	RB	→ Cutoff → OFF	} Switch
FB	FB	→ saturation — ON	
FB	RB	→ Active	
RB	FB	→ Rev. active	

$$\rightarrow V_{CC} = I_C R_C + V_{CE}$$


$$\rightarrow V_{CE} = V_{CC} - I_C R_C$$

↓
0


A	T_1	O/p Voltage	Y
0	OFF	$\approx V_{CC}$	1
1	ON	$V_{CE sat}$	0



→ When a logic gate o/p is in logic '1' level (transistor is in OFF state) then it act as current source.





→ When logic gate o/p is zero level (transistor is in ON state) then it will act as current sink




Characteristics of logic families:-

- (i) t_{pd} (ii) P_{diss} (iii) Figure of Merit
 (iv) fanout (v) Noise Margin (vi) Wired logic
 (vii) fan in.

(i) Propagation Delay (t_{pd}):-



$t_{pd} \rightarrow ns$



$$t_{PLH} > t_{PHL}$$

→ In transistor $t_{PLH} > t_{PHL}$ or $t_{ON-OFF} > t_{OFF-ON}$
 due to storage time or saturation delay

$$t_{pd} = \frac{t_{PHL} + t_{PLH}}{2}$$

Ques:-

TTL, $t_{PHL} = 9ns$

$t_{PLH} = 11ns$, $t_{pd} = ?$

Soln:-

$$t_{pd} = \frac{9+11}{2} = 10ns$$

(II) Power dissipation:-

→ indicates power dissipation by 1 logic gate

→ mW

→ $P_{diss} = I V_{cc} I_{cavg}$ Power diss. in bipolar

$$I_{cavg} = \frac{I_{cON} + I_{cOFF}}{2}$$

→ $P_{diss} = V_{DD} I_{Davg}$ Power diss in unipolar

(III) Figure of Merit:-

$$FOM = t_{pd} \times P_{diss}$$

ns x mW = pJ

→ Speed power product


Level of integration:-

SSI	→	1-12 gates	} Bipolar
MSI	→	13-99 gates	
LSI	→	100-1000 gates	} MOS
VLSI	→	> 1000 gates	

(IV) Fanout:-

→ Max. no. of logic gate that can be driven by a logic gate output without effecting its operation.

→ Fanout depend on current source & current sink property of logic gate



$$\text{fanout}_H = \frac{I_{OH}}{I_{IH}}$$

$$\text{fanout}_L = \frac{I_{OL}}{I_{IL}}$$

$$\text{fanout} = (\text{fanout}_H, \text{fanout}_L) \min$$

Ques:- In TTL logic families, $I_{OH} = 400 \mu A$

$$I_{IH} = 40 \mu A$$

$$I_{OL} = 16 \text{ mA}$$

$$I_{IL} = 1.6 \text{ mA}$$

Fanout = ?


Soln:-

$$\text{Fanout}_H = \frac{400}{40} = 10$$


$$\text{Fanout}_L = \frac{16}{1.6} = 10$$

$$\text{Fanout} = 10$$

Noise Margin:-



→ Noise Margin is the max. noise voltage that can be added to a logic gate input which will not effect output




$$NM_H = V_{OH} - V_{IH}$$


$$NM_L = V_{IL} - V_{OL}$$

$$V_{OH} > V_{IH} > V_{IL} > V_{OL}$$

(VI) Wired Logic :-




Resistor Transistor Logic (RTL) :-




A	B	T_1	T_2	Y
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	0

Logic 0 = 0.2V



It is not used
because $V = 0.4V$



→ Basic gate $\Rightarrow$ NOR

→ $t_{pd} = 50ns$

→ $P_{diss} = 10mW$


→ FOM = 500 pJ

→ Noise Margin = 0.2V

→ fanout = 3


→ Wired AND operation.

Ques:- The circuit shown in figure contains 2 RTL
NOR gate then for given i/p, output Y is



Soln:- $Y = (A+B) \cdot (C+D)$

A



A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
1	1	1	1	0

$$\rightarrow \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$$


$$\Rightarrow Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} = (\overline{A+B}) \cdot (\overline{C+D})$$

Disadvantage:-

- Speed of operation is less
- Noise Margin is less
- Fanout very less

Direct Coupled Transistor Logic (DCTL):-

$$\rightarrow t_{pd} = 40 \text{ ns}$$



Speed of operation depends on

- (i) RC Time constant
- (ii) Storage time / saturated delay

→ In DCTL logic family base resistance is removed due to this RC time constant dec and speed of operation of gate will improve when compared with RTL logic gate.

Disadvantage:-

Current Hogging:-


A	B	T_1	T_2	γ
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	OFF	0

Current Hogging

To avoid current hogging I^2L logic family is used


I^2L (Integrated Injection logic): -


→ I^2L NOT gate



A	T_1	γ
0	OFF	1
1	ON	0

→ I^2L NOR Gate.





High level of integration

- In I^2L logic family, PNP, NPN transistors are integrated together during IC fabrication. due to this transistor occupies less area (small geometry, low gain)
- I^2L is also called as MTL logic family


Merged Transistor logic

- I^2L is mostly used in MSI and LSI circuit due to its higher level of integration
- I^2L is main advantage is having best FOM among all logic families.

$$FOM = 0.1PJ - 0.7PJ$$

- I^2L is available with multicollector o/p



Diode Transistor Logic (DTL) :-



A	B	A_1	A_2	A_3	A_4	T_1	Y
0	0	ON	ON	OFF	OFF	OFF	1
0	1	ON	OFF	OFF	OFF	OFF	1
1	0	OFF	ON	OFF	OFF	OFF	1
1	1	OFF	OFF	ON	ON	ON	0

- Diode A_2 is used to improve Noise Margin
- If one more diode A_3 is connected in series with A_2 then noise margin will improve whereas fanout will decrease.
- $t_{pd} = 30 \text{ ns}$
- $P_{diss} = 8 \text{ mW}$
- $FOM = 24 \text{ PJ}$
- $NM = 0.75 \text{ V}$
- Basic gate is NAND
- fanout 3
- Wired AND
- Basic RTL

Standard RTL:-




- In RTL logic family, to improve fanout diode A_1 is replaced with transistor T_2 and resultant family

is known as standard TTL

→ RTL logic family is mostly used in monolithic IC fabrication

High Threshold Logic family (HTL):-



→ Highest Noise Margin

NM $\Rightarrow$ 4V-5V

High noise immunity

→ logic 0 $\rightarrow$ 2V
logic 1 $\rightarrow$ 14V] Higher voltage swing


→ fanout $\sim$ 10

→ Wired AND operation

→ $t_{pd} = 90\text{ ns}$


→ $P_{diss} = 55\text{ mW}$

→ FOM $\simeq$ 5000PJ




A	B	T ₁	T ₂	Y
0	0	A	C	1
0	1	A	C	1
1	0	A	C	1
1	1	RA	S	0

→ In TTL logic family open collector outputs are used to provide wired AND operation




Standard TTL :-



A	B	T ₁	T ₂	T ₃	T ₄	Y
0	0	A	C	C	S	1
0	1	A	C	C	S	1
1	0	A	C	C	S	1
1	1	RA	S	S	C	0


- NANS
- $t_{pd} - 10ns$
- $P_{diss} - 10mW$
- fanout - 10
- FOM - 100PJ
- NM - 0.4V



$V_{OH} = 2.4V$
$V_{IH} = 2V$
$V_{IL} = 0.8V$
$V_{OL} = 0.4V$

Advantage of totempole o/p:-


- Higher speed of operation
- Low power dissipation
- Higher fanout
- Totempole o/p or active pull up o/p is not used for wired operation.
- Diode is used in totempole stage to cut-off transistor T_4 when T_3 is ON
- Clamping diodes are used in i/p states/stages to protect Transistor T_1 during high freq transition or spikes or Ringing.




TTL:-

- 10ns → 7400
- (i) Standard TTL → 74L
- (ii) High speed TTL → 6ns/High power diss. → 74H
- (iii) Low power TTL → 22ns
- (iv) Schottky TTL → 74S → 2ns


- In TTL logic family if external resistors values are reduce then RC value will decrease and speed of operation increase & resultant logic family known as high speed TTL
- In low power TTL, resistor values are increased to reduce power dissipation.
- If schottky diode is placed b/w base and collector terminal of each transistor in TTL then it remove storage time or saturation delay. Due to this speed of operation will increase and resultant logic family known as schottky TTL.



- ALS (Advanced low power schottky)
- LS (Low power schottky)



Emitter Coupled Logic (ECL) :-




$$\overline{A+B} = Y$$

→ Simple ECL

→ In ECL logic family transistors are operated cut-off and active mode.

→ Fastest logic family because it is non-saturated



→ ECL basically contains two stages:-

(i) Differential Amplifier stage

(ii) CC (or) Emitter follower

→ To use differential amplifier, complementary complement o/p are available in ECL

→ NOR/OR Gate

→ $P_{ds} = 55 \text{ pJ}$ $P_{diss} = 55 \text{ mW}$

→ $t_{pd} = 1 \text{ ns}$

→ FOM $\rightarrow 55 \text{ pJ}$

→ fanout = 25


→ ECL uses (-ve) power supply. Due to this power supply, ripple / noise / spikes / Glitches will not affect operation of logic gate.

→ $\left. \begin{array}{l} \text{logic 0} = -1.7 \text{ V} \\ \text{logic 1} = -0.8 \text{ V} \end{array} \right\} \text{ true logic}$

$$\begin{aligned}
 V_{OL} &= -1.7V \\
 V_{IL} &= -1.4V \\
 V_{IH} &= -1.1V \\
 V_{OH} &= -0.8V
 \end{aligned}$$

→ ECL will provides wired OR operation.

Ques:- The ckt shown in figure use ECL, o/p Y is






Ans:- $Y = \overline{A+B} + \overline{C+D}$

→ ECL is also known as current mode logic family (CML)

Disadvantage:-

→ High power dissipation.

NMOS:-



1 → OFF

PMOS
logic 0 → ON





1 → OFF

N-MOS.



0 → OFF

1 → ON

NMOS :-





NOT :-




A	T_1	Y
0	OFF	1 $\rightarrow V_{DD} - V_T$
1	ON	0 $\rightarrow (0V)$

NAND Gate :-



A	B	T_2	T_3	Y
0	0	OFF	OFF	1
0	1	OFF	ON	1
1	0	ON	OFF	1
1	1	ON	ON	0

NOR:-



NMOS:-

→ $t_{pd} \Rightarrow 250 \text{ ns}$


→ $FOM \Rightarrow 250$

→ $NM = 1.5V$

→ $P_{diss} = 1 \text{ mW}$

→ fanout - 5





PMOS:-




A	T_2	O/p Voltage	γ
0	- ON	GND (V_T)	1
1	OFF	$-V_{DD}$	0

NMOS → Strong '0'
 → Weak '1'

PMOS → Strong '1'
 → Weak '0'




NOR NAND CMOS:-




A	B	γ
0	0	1
0	1	0
1	0	0
1	1	0

CMOS:-

Inverter:-



A	T ₁	T ₂	Y
0	ON	OFF	1 (V _{DD})
1	OFF	ON	0 (0V)



logic '1'



→ Lowest Power dissipation

$$P_{diss} = 0.01 \text{ mW}$$

→ $t_{pd} = 70 \text{ ns}$

→ $FOM = 0.7 \text{ PJ}$

→ fanout = 50


→ $NM \approx \frac{V_{DD}}{2}$

→ In CMOS there are two types of power dissipation (1) Static Power dissipation:-

↓
is present during logic 0 or logic '1' input

→ Dynamic Power dissipation:-


is present during 0 to 1 / 1 to 0 transition.



$$\text{Dynamic Power dissipation} = \frac{1}{2} C f V_{DD}^2$$

CMOS :-

NAND :-





A	B	T ₁	T ₂	T ₃	T ₄	Y
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	OFF	ON	0
1	0	OFF	ON	ON	OFF	0
1	1	OFF	OFF	ON	ON	0

CMOS :-

Transistor Required



NAND	4
NOR	4
AND	6
OR	6
NOT	2

Transmission Gate :-




Control	Y
0	High impedance
1	A


Symbol :-



Implement 2x1 MUX using Transmission Gate:-





S	Y
0	I_0
1	I_1



Address $\Rightarrow$ No. of location = 2^n

Memory Capacity = $2^n \times m$



Serial Access Memory

eg:- Magnetic tape

→ Magnetic bubble

→ Ferrite core memory



Distributive Read out

Semi Random Access

eg:- All disk memories




CA, SRA, HRA

RAM:-


(I) Static RAM


(II) Dynamic RAM

Static RAM:-



Dynamic RAM:-







	Static RAM	Dynamic RAM
1.	Data is stored in cross coupled structure	Data is stored in MOS Capacitor
2.	BJT, MOSFET	MOSFET
3.	Faster	Slower
4.	Not dissipate more power	Dissipate less power
5.	For storage of 1-bit, 6 transistor are required	1-bit $\Rightarrow$ 2 transistor
6.	Memory capacity is less	Memory capacity is more
7.	It is used as a cache memory	Used as a primary memory
8.	No refreshing is req.	Refreshing is required (every 2ns)
9.	Volatile	Volatile

ROM:-

- combinational circuit
- Decoder - Encoder
- ANS → OR
- Permanent programs

→



Ques:- Implement following logic expression using ROM circuit.

$$Y_3(A, B, C) = \sum m(1, 2, 4, 7)$$

$$Y_2(A, \bar{B}, C) = \sum m(0, 1, 4, 5)$$


$$Y_1(A, B, C) = \sum m(1, 3, 5, 6)$$

$$Y_0(A, B, C) = \sum m(0, 2, 4, 7)$$

Truth Table

Data Bus

A	B	C	Y_3	Y_2	Y_1	Y_0
0	0	0	0	1	0	1
0	0	1	1	1	1	0
0	1	0	1	0	0	1
0	1	1	0	0	1	0
1	0	0	1	1	0	1
1	0	1	0	1	1	0
1	1	0	0	0	1	0
1	1	1	1	0	0	1



→ Using either diode or cross marks

Encoding

→ ROM	Fixed AND	Fixed OR
→ PROM	Fixed AND	Prog OR
→ PAL	Prog AND	Fixed OR
→ PLA	Prog AND	Prog OR


ques:- To implement 2-bits squaring function no. of address line and data lines used in ROM?

Soln:-

A	B	Data	
Add.			
0	0	0	→ 0000
0	1	1	→ 0001
1	0	4	→ 0100
1	1	9	→ 1001

Hazards:-



→ Hazards are unwanted change in o/p due to propagation delay.




Sometimes it is 1 due to propagation delay

ques:- Draw o/p waveform for given i/p with no delay in logic gate

soln:- (i)




(ii) consider $t_{pd \text{ Not}} = 1 \text{ ns}$ $t_{pd \text{ AND}} = 0 \text{ ns}$




(iii) $t_{pd NOT} = 1ns$

$t_{pd AND} = 2ns$



Hazard



Static
↓
occurs in
two level
combination

Dynamic
↓
Multi level
comb

Essential
↓
Essential Hazard
occurs in
asynchronous,
sequential



Static 1
Hazard

Static 0

↓
two level
AND-OR
SOP

↓
two level
OR-AND



→ Static and dynamic hazards can be avoided by